\n
address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :
ALC Control Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NGTHBST : Noise Gate Threshold
000 --- -39dB
001--- -45dB
010---- -51dB
011 --- -57dB
100 --- -63dB
101 --- -69dB
110 --- -75dB
111 --- -81dB
bits : 0 - 2 (3 bit)
access : read-write
NGEN : Noise Gate Enable
bits : 3 - 3 (1 bit)
access : read-write
Enumeration:
#0 : 0
Noise gate disabled
#1 : 1
Noise gate enabled
End of enumeration elements list.
ATKSEL : ALC Attack Time
(Value: 0~10)
bits : 4 - 7 (4 bit)
access : read-write
DECAYSEL : ALC Decay Time
(Value: 0~10)
bits : 8 - 11 (4 bit)
access : read-write
MODESEL : ALC Mode
bits : 12 - 12 (1 bit)
access : read-write
Enumeration:
#0 : 0
ALC normal operation mode
#1 : 1
ALC limiter mode
End of enumeration elements list.
TARGETLV : ALC Target Level
bits : 13 - 16 (4 bit)
access : read-write
Enumeration:
0 : 0
-28.5 dB
1 : 1
-27 dB
2 : 2
-25.5 dB
3 : 3
-24 dB
4 : 4
-22.5 dB
5 : 5
-21 dB
6 : 6
-19.5 dB
7 : 7
-18 dB
8 : 8
-16.5 dB
9 : 9
-15 dB
10 : 10
-13.5 dB
11 : 11
-12 dB
12 : 12
-10.5 dB
13 : 13
-9 dB
14 : 14
-7.5 dB
15 : 15
-6 dB
End of enumeration elements list.
HOLDTIME : ALC Hold Time
bits : 17 - 20 (4 bit)
access : read-write
ALCRANGESEL : ALC Target range selection
bits : 21 - 21 (1 bit)
access : read-write
Enumeration:
#0 : 0
ALC target range -28.5~ -6dB
#1 : 1
ALC target range -22.5 ~-1.5dB
End of enumeration elements list.
MINGAIN : ALC Minimum Gain
bits : 22 - 24 (3 bit)
access : read-write
Enumeration:
0 : 0
-12 dB
1 : 1
-6 dB
2 : 2
0 dB
3 : 3
6 dB
4 : 4
12 dB
5 : 5
18 dB
6 : 6
24 dB
7 : 7
30 dB
End of enumeration elements list.
MAXGAIN : ALC Maximum Gain
bits : 25 - 27 (3 bit)
access : read-write
Enumeration:
0 : 0
-6.75 dB
1 : 1
-0.75 dB
2 : 2
+5.25 dB
3 : 3
+11.25 dB
4 : 4
+17.25 dB
5 : 5
+23.25 dB
6 : 6
+29.25 dB
7 : 7
+35.25 dB
End of enumeration elements list.
ALCEN : ALC Select
bits : 28 - 28 (1 bit)
access : read-write
Enumeration:
#0 : 0
ALC disabled (default)
#1 : 1
ALC enabled
End of enumeration elements list.
NGPKSEL : ALC Noise Gate Peak Detector Select
bits : 29 - 29 (1 bit)
access : read-write
Enumeration:
#0 : 0
use peak-to-peak value for noise gate threshold determination (default)
#1 : 1
use absolute peak value for noise gate threshold determination
End of enumeration elements list.
PKSEL : ALC Gain Peak Detector Select
bits : 30 - 30 (1 bit)
access : read-write
Enumeration:
#0 : 0
use absolute peak value for ALC training (default)
#1 : 1
use peak-to-peak value for ALC training
End of enumeration elements list.
PKLIMEN : ALC Peak Limiter Enable
Default is 0 ,
Please set as 1
bits : 31 - 31 (1 bit)
access : read-write
ALC GAIN Control Register
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
INITGAIN : ALC Initial Gain
Set ALC initial gain.
Selects the PGA gain setting from -12dB to 35.25dB in 0.75dB step size. 0x00 is lowest gain setting at -12dB and 0x3F is largest gain at 35.25dB
bits : 0 - 5 (6 bit)
access : read-write
ZCEN : ALC Zero Crossing Enable
bits : 6 - 6 (1 bit)
access : read-write
Enumeration:
#0 : 0
zero crossing disabled
#1 : 1
zero crossing enabled when update gain
End of enumeration elements list.
INITGAINEN : ALC Update Initial Gain
bits : 7 - 7 (1 bit)
access : read-write
Enumeration:
#0 : 0
ALC PGA GAIN load automatic calculating gain
#1 : 1
ALC PGA GAIN load ALCINIT_GAIN
End of enumeration elements list.
PKLIMIT : ALC Peak Limiter Threshold
Full scale - 0x7fff
Default value is 0x6fdc - 87.5% of full scale
bits : 16 - 31 (16 bit)
access : read-write
ALC Status Register
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CLIPF : Clipping Flag
Asserted when signal level is detected to be above 87.5% of full scale
bits : 0 - 0 (1 bit)
access : read-write
NOISEF : Noise Flag
Asserted when signal level is detected to be below NGTHBST
bits : 1 - 1 (1 bit)
access : read-write
P2PVAL : Peak-to-peak Value
9 MSBs of measured peak-to-peak value
bits : 2 - 10 (9 bit)
access : read-write
PEAKVAL : Peak Value
9 MSBs of measured absolute peak value
bits : 11 - 19 (9 bit)
access : read-write
ALCGAIN : ALC GAIN
Current ADC gain setting
bits : 20 - 25 (6 bit)
access : read-write
ALC Interrupt Control Register
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PLMTIE : ALC Peak limiting Interrupt enable control
Reserved
bits : 0 - 0 (1 bit)
access : read-write
NGIE : ALC noise gating interrupt enable control
bits : 1 - 1 (1 bit)
access : read-write
GINCIE : GAIN Increase interrupt enable control
bits : 2 - 2 (1 bit)
access : read-write
GDECIE : GAIN Decrease interrupt enable control
bits : 3 - 3 (1 bit)
access : read-write
GMAXIE : GAIN more than maximum GAIN interrupt enable control
bits : 4 - 4 (1 bit)
access : read-write
GMINIE : GAIN less than minimum GAIN interrupt enable control
bits : 5 - 5 (1 bit)
access : read-write
PLMTIF : ALC Peak limiting Interrupt flag
bits : 8 - 8 (1 bit)
access : read-write
NGIF : ALC noise gating interrupt flag
bits : 9 - 9 (1 bit)
access : read-write
GINCIF : GAIN Increase interrupt flag
bits : 10 - 10 (1 bit)
access : read-write
GDECIF : GAIN Decrease interrupt flag
bits : 11 - 11 (1 bit)
access : read-write
GMAXIF : GAIN more than maximum GAIN interrupt flag.
bits : 12 - 12 (1 bit)
access : read-write
GMINIF : GAIN less than minimum GAIN interrupt flag.
bits : 13 - 13 (1 bit)
access : read-write
ALCIF : ALC Interrupt flag
This interrupt flag asserts whenever the interrupt is enabled and the PGA gain is updated, either through an ALC change with the ALC enabled or through a PGA gain write with the ALC disabled.
Write a 1 to this register to clear.
bits : 31 - 31 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.