\n
address_offset : 0x0 Bytes (0x0)
size : 0x88 byte (0x0)
mem_usage : registers
protection :
IRQ0 (BOD) Interrupt Source Identity Register
address_offset : 0x0 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: BOD_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ4 (GPA/B) Interrupt Source Identity Register
address_offset : 0x10 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: GPB_INT
Bit0: GPA_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ5 (ALC) Interrupt Source Identity Register
address_offset : 0x14 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: ALC_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ6 (PWM0) Interrupt Source Identity Register
address_offset : 0x18 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: PWM_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ7 (Reserved) Interrupt Source Identity Register
address_offset : 0x1C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ8 (TMR0) Interrupt Source Identity Register
address_offset : 0x20 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: TMR0_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ9 (TMR1) Interrupt Source Identity Register
address_offset : 0x24 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: TMR1_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ10 (Reserved) Interrupt Source Identity Register
address_offset : 0x28 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ11 (UART1) Interrupt Source Identity Register
address_offset : 0x2C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INTSRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: UART1 INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ12 (UART0) Interrupt Source Identity Register
address_offset : 0x30 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: UART0_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ13 (SPI1) Interrupt Source Identity Register
address_offset : 0x34 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: SPI1 INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ14 (SPI0) Interrupt Source Identity Register
address_offset : 0x38 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: SPI0_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ15 (DPWM) Interrupt Source Identity Register
address_offset : 0x3C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1:
Bit0: DPWM INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ1 (WDT) Interrupt Source Identity Register
address_offset : 0x4 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: WDT_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ16 (Reserved) Interrupt Source Identity Register
address_offset : 0x40 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ17 (Reserved) Interrupt Source Identity Register
address_offset : 0x44 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ18 (I2C0) Interrupt Source Identity Register
address_offset : 0x48 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: I2C0_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ19 (Reserved) Interrupt Source Identity Register
address_offset : 0x4C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ20 (Reserved) Interrupt Source Identity Register
address_offset : 0x50 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ21 (CMP) Interrupt Source Identity Register
address_offset : 0x54 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: CMP INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ22 (MAC ) Interrupt Source Identity Register
address_offset : 0x58 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: MAC INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ23 (Reserved) Interrupt Source Identity Register
address_offset : 0x5C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ24 (Reserved) Interrupt Source Identity Register
address_offset : 0x60 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ25 (SARADC) Interrupt Source Identity Register
address_offset : 0x64 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: SARADC INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ26 (PDMA) Interrupt Source Identity Register
address_offset : 0x68 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: PDMA_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ27 (I2S0) Interrupt Source Identity Register
address_offset : 0x6C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: I2S_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ28 (CAPS) Interrupt Source Identity Register
address_offset : 0x70 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: CAPS_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ29 (ADC) Interrupt Source Identity Register
address_offset : 0x74 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: ADC_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ30 (Reserved) Interrupt Source Identity Register
address_offset : 0x78 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
IRQ31 (RTC) Interrupt Source Identity Register
address_offset : 0x7C Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: RTC_INT
bits : 0 - 2 (3 bit)
access : read-only
IRQ2 (EINT0) Interrupt Source Identity Register
address_offset : 0x8 Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: INT0_INT
bits : 0 - 2 (3 bit)
access : read-only
NMI Source Interrupt Select Control Register
address_offset : 0x80 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
NMI_SEL : NMI Source Interrupt Select
The NMI interrupt to Cortex-M0 can be selected from one of the interrupt[31:0]
The NMI_SEL bit[4:0] used to select the NMI interrupt source
bits : 0 - 4 (5 bit)
access : read-write
IRQ_TM : IRQ Test Mode
If set to 1 then peripheral IRQ signals (0-31) are replaced by the value in the MCU_IRQ register. This is a protected register to program first issue the unlock sequence.
bits : 7 - 7 (1 bit)
access : read-write
MCU IRQ Number Identify Register
address_offset : 0x84 Bytes (0x0)
size : -1 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BOD : IRQ0 (BOD) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 0 - 0 (1 bit)
access : read-write
WDT : IRQ1 (WDT) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 1 - 1 (1 bit)
access : read-write
EINT0 : IRQ2 (EINT0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 2 - 2 (1 bit)
access : read-write
EINT1 : IRQ3 (EINT1) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 3 - 3 (1 bit)
access : read-write
GPAB : IRQ4 (GPA/B) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 4 - 4 (1 bit)
access : read-write
ALC : IRQ5 (ALC) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 5 - 5 (1 bit)
access : read-write
PWM : IRQ6 (PWM0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 6 - 6 (1 bit)
access : read-write
TMR0 : IRQ8 (TMR0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 8 - 8 (1 bit)
access : read-write
TMR1 : RQ9 (TMR1) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 9 - 9 (1 bit)
access : read-write
UART1 : IRQ11 (UART1) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 11 - 11 (1 bit)
access : read-write
UART0 : IRQ12 (UART0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 12 - 12 (1 bit)
access : read-write
SPI1 : IRQ13 (SPI1) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 13 - 13 (1 bit)
access : read-write
SPI0 : IRQ14 (SPI0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 14 - 14 (1 bit)
access : read-write
DPWM : IRQ15 (DPWM) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 15 - 15 (1 bit)
access : read-write
I2C : IRQ18 (I2C0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 18 - 18 (1 bit)
access : read-write
CMP : IRQ21 (CMP) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 21 - 21 (1 bit)
access : read-write
MAC : IRQ22 (MAC ) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 22 - 22 (1 bit)
access : read-write
SARADC : IRQ25 (SARADC) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 25 - 25 (1 bit)
access : read-write
PDMA : IRQ26 (PDMA) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 26 - 26 (1 bit)
access : read-write
I2S : IRQ27 (I2S0) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 27 - 27 (1 bit)
access : read-write
CAPS : IRQ28 (CAPS) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 28 - 28 (1 bit)
access : read-write
SDADC : IRQ29 (SDADC) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 29 - 29 (1 bit)
access : read-write
RTC : IRQ31 (RTC) Interrupt Source Identity Register
0: No effect.
1: clear the interrupt
bits : 31 - 31 (1 bit)
access : read-write
IRQ3 (EINT1) Interrupt Source Identity Register
address_offset : 0xC Bytes (0x0)
size : -1 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INT_SRC : Interrupt Source Identity
Bit2: 0
Bit1: 0
Bit0: INT0_INT
bits : 0 - 2 (3 bit)
access : read-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.