\n

GPIO

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x220 byte (0x0)
mem_usage : registers
protection :

Registers

PADREGA

PADREGE

PADREGF

PADREGG

PADREGH

PADREGI

INT0EN

INT0STAT

INT0CLR

INT0SET

INT1EN

INT1STAT

INT1CLR

INT1SET

PADREGJ

PADREGK

PADREGL

PADREGM

PADREGB

CFGA

CFGB

CFGC

CFGD

CFGE

CFGF

CFGG

PADKEY

PADREGC

RDA

RDB

WTA

WTB

WTSA

WTSB

WTCA

WTCB

ENA

ENB

ENSA

ENSB

ENCA

ENCB

PADREGD


PADREGA

Pad Configuration Register A
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGA PADREGA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD0PULL PAD0INPEN PAD0STRNG PAD0FNCSEL PAD1PULL PAD1INPEN PAD1STRNG PAD1FNCSEL PAD2PULL PAD2INPEN PAD2STRNG PAD2FNCSEL PAD3PULL PAD3INPEN PAD3STRNG PAD3FNCSEL PAD3PWRUP

PAD0PULL : Pad 0 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD0INPEN : Pad 0 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD0STRNG : Pad 0 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD0FNCSEL : Pad 0 function select
bits : 3 - 8 (6 bit)
access : read-write

Enumeration:

0 : SLSCL

Configure as the IOSLAVE I2C SCL signal

1 : SLSCK

Configure as the IOSLAVE SPI SCK signal

2 : UARTTX

Configure as the UART TX signal

3 : GPIO0

Configure as GPIO0

4 : M0SCK

Configure as the IOSLAVE SPI SCK loopback signal from IOMSTR0

5 : M1SCK

Configure as the IOSLAVE SPI SCK loopback signal from IOMSTR1

6 : M0SCL

Configure as the IOSLAVE I2C SCL loopback signal from IOMSTR0

7 : M1SCL

Configure as the IOSLAVE I2C SCL loopback signal from IOMSTR1

End of enumeration elements list.

PAD1PULL : Pad 1 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD1INPEN : Pad 1 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD1STRNG : Pad 1 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD1FNCSEL : Pad 1 function select
bits : 11 - 24 (14 bit)
access : read-write

Enumeration:

0 : SLSDA

Configure as the IOSLAVE I2C SDA signal

1 : SLMISO

Configure as the IOSLAVE SPI MISO signal

2 : UARTRX

Configure as the UART RX signal

3 : GPIO1

Configure as GPIO1

4 : M0MISO

Configure as the IOSLAVE SPI MISO loopback signal from IOMSTR0

5 : M1MISO

Configure as the IOSLAVE SPI MISO loopback signal from IOMSTR1

6 : M0SDA

Configure as the IOSLAVE I2C SDA loopback signal from IOMSTR0

7 : M1SDA

Configure as the IOSLAVE I2C SDA loopback signal from IOMSTR1

End of enumeration elements list.

PAD2PULL : Pad 2 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD2INPEN : Pad 2 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD2STRNG : Pad 2 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD2FNCSEL : Pad 2 function select
bits : 19 - 40 (22 bit)
access : read-write

Enumeration:

0 : SLWIR3

Configure as the IOSLAVE SPI 3-wire MOSI/MISO signal

1 : SLMOSI

Configure as the IOSLAVE SPI MOSI signal

2 : CLKOUT

Configure as the CLKOUT signal

3 : GPIO2

Configure as GPIO2

4 : M0MOSI

Configure as the IOSLAVE SPI MOSI loopback signal from IOMSTR0

5 : M1MOSI

Configure as the IOSLAVE SPI MOSI loopback signal from IOMSTR1

6 : M0WIR3

Configure as the IOSLAVE SPI 3-wire MOSI/MISO loopback signal from IOMSTR0

7 : M1WIR3

Configure as the IOSLAVE SPI 3-wire MOSI/MISO loopback signal from IOMSTR1

End of enumeration elements list.

PAD3PULL : Pad 3 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD3INPEN : Pad 3 input enable.
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD3STRNG : Pad 3 drive strength.
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD3FNCSEL : Pad 3 function select
bits : 27 - 56 (30 bit)
access : read-write

Enumeration:

0 : TRIG0

Configure as the ADC Trigger 0 signal

1 : SLnCE

Configure as the IOSLAVE SPI nCE signal

2 : M1nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR1

3 : GPIO3

Configure as GPIO3

4 : M0nCE

Configure as the IOSLAVE SPI nCE loopback signal from IOMSTR0

5 : M1nCE

Configure as the IOSLAVE SPI nCE loopback signal from IOMSTR1

6 : DIS

Pad disabled

End of enumeration elements list.

PAD3PWRUP : Pad 3 upper power switch enable
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : DIS

Power switch disabled

1 : EN

Power switch enabled

End of enumeration elements list.


PADREGE

Pad Configuration Register E
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGE PADREGE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD16PULL PAD16INPEN PAD16STRNG PAD16FNCSEL PAD17PULL PAD17INPEN PAD17STRNG PAD17FNCSEL PAD18PULL PAD18INPEN PAD18STRNG PAD18FNCSEL PAD19PULL PAD19INPEN PAD19STRNG PAD19FNCSEL

PAD16PULL : Pad 16 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD16INPEN : Pad 16 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD16STRNG : Pad 16 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD16FNCSEL : Pad 16 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : ADCREF

Configure as the analog ADC reference input signal

1 : M0nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR0

2 : TRIG2

Configure as the ADC Trigger 2 signal

3 : GPIO16

Configure as GPIO16

End of enumeration elements list.

PAD17PULL : Pad 17 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD17INPEN : Pad 17 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD17STRNG : Pad 17 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD17FNCSEL : Pad 17 function select
bits : 11 - 24 (14 bit)
access : read-write

Enumeration:

0 : CMPIN0

Configure as the analog comparator input 0 signal

1 : M0nCE1

Configure as the SPI channel 1 nCE signal from IOMSTR0

2 : TRIG3

Configure as the ADC Trigger 3 signal

3 : GPIO17

Configure as GPIO17

5 : EXTLF

Configure as the external LFRC clock signal

7 : DIS

Pad disabled

End of enumeration elements list.

PAD18PULL : Pad 18 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD18INPEN : Pad 18 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD18STRNG : Pad 18 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD18FNCSEL : Pad 18 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : CMPIN1

Configure as the analog comparator input 1 signal

1 : M0nCE2

Configure as the SPI channel 2 nCE signal from IOMSTR0

2 : TCTA1

Configure as the input/output signal from CTIMER A1

3 : GPIO18

Configure as GPIO18

End of enumeration elements list.

PAD19PULL : Pad 19 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD19INPEN : Pad 19 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD19STRNG : Pad 19 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD19FNCSEL : Pad 19 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : CMPRF

Configure as the analog comparator reference signal

1 : M0nCE3

Configure as the SPI channel 3 nCE signal from IOMSTR0

2 : TCTB1

Configure as the input/output signal from CTIMER B1

3 : GPIO19

Configure as GPIO19

End of enumeration elements list.


PADREGF

Pad Configuration Register F
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGF PADREGF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD20PULL PAD20INPEN PAD20STRNG PAD20FNCSEL PAD21PULL PAD21INPEN PAD21STRNG PAD21FNCSEL PAD22PULL PAD22INPEN PAD22STRNG PAD22FNCSEL PAD23PULL PAD23INPEN PAD23STRNG PAD23FNCSEL

PAD20PULL : Pad 20 pulldown enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pulldown disabled

1 : EN

Pulldown enabled

End of enumeration elements list.

PAD20INPEN : Pad 20 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD20STRNG : Pad 20 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD20FNCSEL : Pad 20 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : SWDCK

Configure as the serial wire debug clock signal

1 : M1nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR1

2 : TCTA2

Configure as the input/output signal from CTIMER A2

3 : GPIO20

Configure as GPIO20

End of enumeration elements list.

PAD21PULL : Pad 21 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD21INPEN : Pad 21 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD21STRNG : Pad 21 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD21FNCSEL : Pad 21 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : SWDIO

Configure as the serial wire debug data signal

1 : M1nCE6

Configure as the SPI channel 6 nCE signal from IOMSTR1

2 : TCTB2

Configure as the input/output signal from CTIMER B2

3 : GPIO21

Configure as GPIO21

End of enumeration elements list.

PAD22PULL : Pad 22 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD22INPEN : Pad 22 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD22STRNG : Pad 22 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD22FNCSEL : Pad 22 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : UARTTX

Configure as the UART TX signal

1 : M1nCE7

Configure as the SPI channel 7 nCE signal from IOMSTR1

2 : TCTA3

Configure as the input/output signal from CTIMER A3

3 : GPIO22

Configure as GPIO22

End of enumeration elements list.

PAD23PULL : Pad 23 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD23INPEN : Pad 23 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD23STRNG : Pad 23 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD23FNCSEL : Pad 23 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : UARTRX

Configure as the UART RX signal

1 : M0nCE0

Configure as the SPI channel 0 nCE signal from IOMSTR0

2 : TCTB3

Configure as the input/output signal from CTIMER B3

3 : GPIO23

Configure as GPIO23

End of enumeration elements list.


PADREGG

Pad Configuration Register G
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGG PADREGG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD24PULL PAD24INPEN PAD24STRNG PAD24FNCSEL PAD25PULL PAD25INPEN PAD25STRNG PAD25FNCSEL PAD26PULL PAD26INPEN PAD26STRNG PAD26FNCSEL PAD27PULL PAD27INPEN PAD27STRNG PAD27FNCSEL

PAD24PULL : Pad 24 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD24INPEN : Pad 24 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD24STRNG : Pad 24 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD24FNCSEL : Pad 24 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE1

Configure as the SPI channel 1 nCE signal from IOMSTR0

2 : CLKOUT

Configure as the CLKOUT signal

3 : GPIO24

Configure as GPIO24

End of enumeration elements list.

PAD25PULL : Pad 25 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD25INPEN : Pad 25 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD25STRNG : Pad 25 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD25FNCSEL : Pad 25 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : EXTXT

Configure as the external XT clock signal

1 : M0nCE2

Configure as the SPI channel 2 nCE signal from IOMSTR0

2 : TCTA0

Configure as the input/output signal from CTIMER A0

3 : GPIO25

Configure as GPIO25

End of enumeration elements list.

PAD26PULL : Pad 26 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD26INPEN : Pad 26 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD26STRNG : Pad 26 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD26FNCSEL : Pad 26 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : EXTLF

Configure as the external LFRC clock signal

1 : M0nCE3

Configure as the SPI channel 3 nCE signal from IOMSTR0

2 : TCTB0

Configure as the input/output signal from CTIMER B0

3 : GPIO26

Configure as GPIO26

End of enumeration elements list.

PAD27PULL : Pad 27 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD27INPEN : Pad 27 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD27STRNG : Pad 27 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD27FNCSEL : Pad 27 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : EXTHF

Configure as the external HFRC clock signal

1 : M1nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR1

2 : TCTA1

Configure as the input/output signal from CTIMER A1

3 : GPIO27

Configure as GPIO27

End of enumeration elements list.


PADREGH

Pad Configuration Register H
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGH PADREGH read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD28PULL PAD28INPEN PAD28STRNG PAD28FNCSEL PAD29PULL PAD29INPEN PAD29STRNG PAD29FNCSEL PAD30PULL PAD30INPEN PAD30STRNG PAD30FNCSEL PAD31PULL PAD31INPEN PAD31STRNG PAD31FNCSEL

PAD28PULL : Pad 28 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD28INPEN : Pad 28 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD28STRNG : Pad 28 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD28FNCSEL : Pad 28 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M1nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR1

2 : TCTB1

Configure as the input/output signal from CTIMER B1

3 : GPIO28

Configure as GPIO28

End of enumeration elements list.

PAD29PULL : Pad 29 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD29INPEN : Pad 29 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD29STRNG : Pad 29 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD29FNCSEL : Pad 29 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : ADC4

Configure as the analog ADC input 4 signal

1 : M1nCE6

Configure as the SPI channel 6 nCE signal from IOMSTR1

2 : TCTA2

Configure as the input/output signal from CTIMER A2

3 : GPIO29

Configure as GPIO29

End of enumeration elements list.

PAD30PULL : Pad 30 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD30INPEN : Pad 30 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD30STRNG : Pad 30 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD30FNCSEL : Pad 30 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : ADC5

Configure as the analog ADC input 5 signal

1 : M1nCE7

Configure as the SPI channel 7 nCE signal from IOMSTR1

2 : TCTB2

Configure as the input/output signal from CTIMER B2

3 : GPIO30

Configure as GPIO30

End of enumeration elements list.

PAD31PULL : Pad 31 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD31INPEN : Pad 31 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD31STRNG : Pad 31 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD31FNCSEL : Pad 31 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : ADC6

Configure as the analog ADC input 6 signal

1 : M0nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR0

2 : TCTA3

Configure as the input/output signal from CTIMER A3

3 : GPIO31

Configure as GPIO31

End of enumeration elements list.


PADREGI

Pad Configuration Register I
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGI PADREGI read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD32PULL PAD32INPEN PAD32STRNG PAD32FNCSEL PAD33PULL PAD33INPEN PAD33STRNG PAD33FNCSEL PAD34PULL PAD34INPEN PAD34STRNG PAD34FNCSEL PAD35PULL PAD35INPEN PAD35STRNG PAD35FNCSEL

PAD32PULL : Pad 32 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD32INPEN : Pad 32 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD32STRNG : Pad 32 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD32FNCSEL : Pad 32 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : ADC7

Configure as the analog ADC input 7 signal

1 : M0nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR0

2 : TCTB3

Configure as the input/output signal from CTIMER B3

3 : GPIO32

Configure as GPIO32

End of enumeration elements list.

PAD33PULL : Pad 33 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD33INPEN : Pad 33 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD33STRNG : Pad 33 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD33FNCSEL : Pad 33 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : CMPRF1

Configure as the analog comparator reference 1 signal

1 : M0nCE6

Configure as the SPI channel 6 nCE signal from IOMSTR0

2 : DIS

Pad disabled

3 : GPIO33

Configure as GPIO33

End of enumeration elements list.

PAD34PULL : Pad 34 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD34INPEN : Pad 34 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD34STRNG : Pad 34 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD34FNCSEL : Pad 34 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : CMPRF2

Configure as the analog comparator reference 2 signal

1 : M0nCE7

Configure as the SPI channel 7 nCE signal from IOMSTR0

2 : DIS

Pad disabled

3 : GPIO34

Configure as GPIO34

End of enumeration elements list.

PAD35PULL : Pad 35 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD35INPEN : Pad 35 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD35STRNG : Pad 35 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD35FNCSEL : Pad 35 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M1nCE0

Configure as the SPI channel 0 nCE signal from IOMSTR1

2 : UARTTX

Configure as the UART TX signal

3 : GPIO35

Configure as GPIO35

End of enumeration elements list.


INT0EN

GPIO Interrupt Registers 31-0: Enable
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT0EN INT0EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 GPIO30 GPIO31

GPIO0 : GPIO0 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO1 : GPIO1 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO2 : GPIO2 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO3 : GPIO3 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO4 : GPIO4 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO5 : GPIO5 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO6 : GPIO6 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO7 : GPIO7 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO8 : GPIO8 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO9 : GPIO9 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO10 : GPIO10 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO11 : GPIO11 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO12 : GPIO12 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO13 : GPIO13 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO14 : GPIO14 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO15 : GPIO15 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO16 : GPIO16 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO17 : GPIO17 interrupt.
bits : 17 - 34 (18 bit)
access : read-write

GPIO18 : GPIO18interrupt.
bits : 18 - 36 (19 bit)
access : read-write

GPIO19 : GPIO19 interrupt.
bits : 19 - 38 (20 bit)
access : read-write

GPIO20 : GPIO20 interrupt.
bits : 20 - 40 (21 bit)
access : read-write

GPIO21 : GPIO21 interrupt.
bits : 21 - 42 (22 bit)
access : read-write

GPIO22 : GPIO22 interrupt.
bits : 22 - 44 (23 bit)
access : read-write

GPIO23 : GPIO23 interrupt.
bits : 23 - 46 (24 bit)
access : read-write

GPIO24 : GPIO24 interrupt.
bits : 24 - 48 (25 bit)
access : read-write

GPIO25 : GPIO25 interrupt.
bits : 25 - 50 (26 bit)
access : read-write

GPIO26 : GPIO26 interrupt.
bits : 26 - 52 (27 bit)
access : read-write

GPIO27 : GPIO27 interrupt.
bits : 27 - 54 (28 bit)
access : read-write

GPIO28 : GPIO28 interrupt.
bits : 28 - 56 (29 bit)
access : read-write

GPIO29 : GPIO29 interrupt.
bits : 29 - 58 (30 bit)
access : read-write

GPIO30 : GPIO30 interrupt.
bits : 30 - 60 (31 bit)
access : read-write

GPIO31 : GPIO31 interrupt.
bits : 31 - 62 (32 bit)
access : read-write


INT0STAT

GPIO Interrupt Registers 31-0: Status
address_offset : 0x204 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT0STAT INT0STAT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 GPIO30 GPIO31

GPIO0 : GPIO0 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO1 : GPIO1 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO2 : GPIO2 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO3 : GPIO3 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO4 : GPIO4 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO5 : GPIO5 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO6 : GPIO6 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO7 : GPIO7 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO8 : GPIO8 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO9 : GPIO9 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO10 : GPIO10 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO11 : GPIO11 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO12 : GPIO12 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO13 : GPIO13 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO14 : GPIO14 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO15 : GPIO15 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO16 : GPIO16 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO17 : GPIO17 interrupt.
bits : 17 - 34 (18 bit)
access : read-write

GPIO18 : GPIO18interrupt.
bits : 18 - 36 (19 bit)
access : read-write

GPIO19 : GPIO19 interrupt.
bits : 19 - 38 (20 bit)
access : read-write

GPIO20 : GPIO20 interrupt.
bits : 20 - 40 (21 bit)
access : read-write

GPIO21 : GPIO21 interrupt.
bits : 21 - 42 (22 bit)
access : read-write

GPIO22 : GPIO22 interrupt.
bits : 22 - 44 (23 bit)
access : read-write

GPIO23 : GPIO23 interrupt.
bits : 23 - 46 (24 bit)
access : read-write

GPIO24 : GPIO24 interrupt.
bits : 24 - 48 (25 bit)
access : read-write

GPIO25 : GPIO25 interrupt.
bits : 25 - 50 (26 bit)
access : read-write

GPIO26 : GPIO26 interrupt.
bits : 26 - 52 (27 bit)
access : read-write

GPIO27 : GPIO27 interrupt.
bits : 27 - 54 (28 bit)
access : read-write

GPIO28 : GPIO28 interrupt.
bits : 28 - 56 (29 bit)
access : read-write

GPIO29 : GPIO29 interrupt.
bits : 29 - 58 (30 bit)
access : read-write

GPIO30 : GPIO30 interrupt.
bits : 30 - 60 (31 bit)
access : read-write

GPIO31 : GPIO31 interrupt.
bits : 31 - 62 (32 bit)
access : read-write


INT0CLR

GPIO Interrupt Registers 31-0: Clear
address_offset : 0x208 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT0CLR INT0CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 GPIO30 GPIO31

GPIO0 : GPIO0 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO1 : GPIO1 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO2 : GPIO2 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO3 : GPIO3 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO4 : GPIO4 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO5 : GPIO5 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO6 : GPIO6 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO7 : GPIO7 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO8 : GPIO8 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO9 : GPIO9 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO10 : GPIO10 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO11 : GPIO11 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO12 : GPIO12 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO13 : GPIO13 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO14 : GPIO14 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO15 : GPIO15 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO16 : GPIO16 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO17 : GPIO17 interrupt.
bits : 17 - 34 (18 bit)
access : read-write

GPIO18 : GPIO18interrupt.
bits : 18 - 36 (19 bit)
access : read-write

GPIO19 : GPIO19 interrupt.
bits : 19 - 38 (20 bit)
access : read-write

GPIO20 : GPIO20 interrupt.
bits : 20 - 40 (21 bit)
access : read-write

GPIO21 : GPIO21 interrupt.
bits : 21 - 42 (22 bit)
access : read-write

GPIO22 : GPIO22 interrupt.
bits : 22 - 44 (23 bit)
access : read-write

GPIO23 : GPIO23 interrupt.
bits : 23 - 46 (24 bit)
access : read-write

GPIO24 : GPIO24 interrupt.
bits : 24 - 48 (25 bit)
access : read-write

GPIO25 : GPIO25 interrupt.
bits : 25 - 50 (26 bit)
access : read-write

GPIO26 : GPIO26 interrupt.
bits : 26 - 52 (27 bit)
access : read-write

GPIO27 : GPIO27 interrupt.
bits : 27 - 54 (28 bit)
access : read-write

GPIO28 : GPIO28 interrupt.
bits : 28 - 56 (29 bit)
access : read-write

GPIO29 : GPIO29 interrupt.
bits : 29 - 58 (30 bit)
access : read-write

GPIO30 : GPIO30 interrupt.
bits : 30 - 60 (31 bit)
access : read-write

GPIO31 : GPIO31 interrupt.
bits : 31 - 62 (32 bit)
access : read-write


INT0SET

GPIO Interrupt Registers 31-0: Set
address_offset : 0x20C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT0SET INT0SET read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25 GPIO26 GPIO27 GPIO28 GPIO29 GPIO30 GPIO31

GPIO0 : GPIO0 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO1 : GPIO1 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO2 : GPIO2 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO3 : GPIO3 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO4 : GPIO4 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO5 : GPIO5 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO6 : GPIO6 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO7 : GPIO7 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO8 : GPIO8 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO9 : GPIO9 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO10 : GPIO10 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO11 : GPIO11 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO12 : GPIO12 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO13 : GPIO13 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO14 : GPIO14 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO15 : GPIO15 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO16 : GPIO16 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO17 : GPIO17 interrupt.
bits : 17 - 34 (18 bit)
access : read-write

GPIO18 : GPIO18interrupt.
bits : 18 - 36 (19 bit)
access : read-write

GPIO19 : GPIO19 interrupt.
bits : 19 - 38 (20 bit)
access : read-write

GPIO20 : GPIO20 interrupt.
bits : 20 - 40 (21 bit)
access : read-write

GPIO21 : GPIO21 interrupt.
bits : 21 - 42 (22 bit)
access : read-write

GPIO22 : GPIO22 interrupt.
bits : 22 - 44 (23 bit)
access : read-write

GPIO23 : GPIO23 interrupt.
bits : 23 - 46 (24 bit)
access : read-write

GPIO24 : GPIO24 interrupt.
bits : 24 - 48 (25 bit)
access : read-write

GPIO25 : GPIO25 interrupt.
bits : 25 - 50 (26 bit)
access : read-write

GPIO26 : GPIO26 interrupt.
bits : 26 - 52 (27 bit)
access : read-write

GPIO27 : GPIO27 interrupt.
bits : 27 - 54 (28 bit)
access : read-write

GPIO28 : GPIO28 interrupt.
bits : 28 - 56 (29 bit)
access : read-write

GPIO29 : GPIO29 interrupt.
bits : 29 - 58 (30 bit)
access : read-write

GPIO30 : GPIO30 interrupt.
bits : 30 - 60 (31 bit)
access : read-write

GPIO31 : GPIO31 interrupt.
bits : 31 - 62 (32 bit)
access : read-write


INT1EN

GPIO Interrupt Registers 49-32: Enable
address_offset : 0x210 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT1EN INT1EN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO32 GPIO33 GPIO34 GPIO35 GPIO36 GPIO37 GPIO38 GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO46 GPIO47 GPIO48 GPIO49

GPIO32 : GPIO32 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO33 : GPIO33 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO34 : GPIO34 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO35 : GPIO35 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO36 : GPIO36 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO37 : GPIO37 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO38 : GPIO38 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO39 : GPIO39 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO40 : GPIO40 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO41 : GPIO41 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO42 : GPIO42 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO43 : GPIO43 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO44 : GPIO44 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO45 : GPIO45 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO46 : GPIO46 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO47 : GPIO47 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO48 : GPIO48 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO49 : GPIO49 interrupt.
bits : 17 - 34 (18 bit)
access : read-write


INT1STAT

GPIO Interrupt Registers 49-32: Status
address_offset : 0x214 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT1STAT INT1STAT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO32 GPIO33 GPIO34 GPIO35 GPIO36 GPIO37 GPIO38 GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO46 GPIO47 GPIO48 GPIO49

GPIO32 : GPIO32 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO33 : GPIO33 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO34 : GPIO34 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO35 : GPIO35 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO36 : GPIO36 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO37 : GPIO37 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO38 : GPIO38 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO39 : GPIO39 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO40 : GPIO40 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO41 : GPIO41 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO42 : GPIO42 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO43 : GPIO43 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO44 : GPIO44 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO45 : GPIO45 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO46 : GPIO46 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO47 : GPIO47 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO48 : GPIO48 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO49 : GPIO49 interrupt.
bits : 17 - 34 (18 bit)
access : read-write


INT1CLR

GPIO Interrupt Registers 49-32: Clear
address_offset : 0x218 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT1CLR INT1CLR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO32 GPIO33 GPIO34 GPIO35 GPIO36 GPIO37 GPIO38 GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO46 GPIO47 GPIO48 GPIO49

GPIO32 : GPIO32 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO33 : GPIO33 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO34 : GPIO34 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO35 : GPIO35 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO36 : GPIO36 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO37 : GPIO37 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO38 : GPIO38 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO39 : GPIO39 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO40 : GPIO40 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO41 : GPIO41 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO42 : GPIO42 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO43 : GPIO43 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO44 : GPIO44 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO45 : GPIO45 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO46 : GPIO46 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO47 : GPIO47 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO48 : GPIO48 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO49 : GPIO49 interrupt.
bits : 17 - 34 (18 bit)
access : read-write


INT1SET

GPIO Interrupt Registers 49-32: Set
address_offset : 0x21C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

INT1SET INT1SET read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO32 GPIO33 GPIO34 GPIO35 GPIO36 GPIO37 GPIO38 GPIO39 GPIO40 GPIO41 GPIO42 GPIO43 GPIO44 GPIO45 GPIO46 GPIO47 GPIO48 GPIO49

GPIO32 : GPIO32 interrupt.
bits : 0 - 0 (1 bit)
access : read-write

GPIO33 : GPIO33 interrupt.
bits : 1 - 2 (2 bit)
access : read-write

GPIO34 : GPIO34 interrupt.
bits : 2 - 4 (3 bit)
access : read-write

GPIO35 : GPIO35 interrupt.
bits : 3 - 6 (4 bit)
access : read-write

GPIO36 : GPIO36 interrupt.
bits : 4 - 8 (5 bit)
access : read-write

GPIO37 : GPIO37 interrupt.
bits : 5 - 10 (6 bit)
access : read-write

GPIO38 : GPIO38 interrupt.
bits : 6 - 12 (7 bit)
access : read-write

GPIO39 : GPIO39 interrupt.
bits : 7 - 14 (8 bit)
access : read-write

GPIO40 : GPIO40 interrupt.
bits : 8 - 16 (9 bit)
access : read-write

GPIO41 : GPIO41 interrupt.
bits : 9 - 18 (10 bit)
access : read-write

GPIO42 : GPIO42 interrupt.
bits : 10 - 20 (11 bit)
access : read-write

GPIO43 : GPIO43 interrupt.
bits : 11 - 22 (12 bit)
access : read-write

GPIO44 : GPIO44 interrupt.
bits : 12 - 24 (13 bit)
access : read-write

GPIO45 : GPIO45 interrupt.
bits : 13 - 26 (14 bit)
access : read-write

GPIO46 : GPIO46 interrupt.
bits : 14 - 28 (15 bit)
access : read-write

GPIO47 : GPIO47 interrupt.
bits : 15 - 30 (16 bit)
access : read-write

GPIO48 : GPIO48 interrupt.
bits : 16 - 32 (17 bit)
access : read-write

GPIO49 : GPIO49 interrupt.
bits : 17 - 34 (18 bit)
access : read-write


PADREGJ

Pad Configuration Register J
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGJ PADREGJ read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD36PULL PAD36INPEN PAD36STRNG PAD36FNCSEL PAD37PULL PAD37INPEN PAD37STRNG PAD37FNCSEL PAD38PULL PAD38INPEN PAD38STRNG PAD38FNCSEL PAD39PULL PAD39INPEN PAD39STRNG PAD39FNCSEL

PAD36PULL : Pad 36 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD36INPEN : Pad 36 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD36STRNG : Pad 36 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD36FNCSEL : Pad 36 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M1nCE1

Configure as the SPI channel 1 nCE signal from IOMSTR1

2 : UARTRX

Configure as the UART RX signal

3 : GPIO36

Configure as GPIO36

End of enumeration elements list.

PAD37PULL : Pad 37 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD37INPEN : Pad 37 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD37STRNG : Pad 37 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD37FNCSEL : Pad 37 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : TRIG0

Configure as the ADC Trigger 0 signal

1 : M1nCE2

Configure as the SPI channel 2 nCE signal from IOMSTR1

2 : UARTS

Configure as the UART RTS signal

3 : GPIO37

Configure as GPIO37

End of enumeration elements list.

PAD38PULL : Pad 38 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD38INPEN : Pad 38 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD38STRNG : Pad 38 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD38FNCSEL : Pad 38 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : TRIG1

Configure as the ADC Trigger 1 signal

1 : M1nCE3

Configure as the SPI channel 3 nCE signal from IOMSTR1

2 : UACTS

Configure as the UART CTS signal

3 : GPIO38

Configure as GPIO38

End of enumeration elements list.

PAD39PULL : Pad 39 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD39INPEN : Pad 39 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD39STRNG : Pad 39 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD39FNCSEL : Pad 39 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : TRIG2

Configure as the ADC Trigger 2 signal

1 : UARTTX

Configure as the UART TX signal

2 : CLKOUT

Configure as the CLKOUT signal

3 : GPIO39

Configure as GPIO39

End of enumeration elements list.


PADREGK

Pad Configuration Register K
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGK PADREGK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD40PULL PAD40INPEN PAD40STRNG PAD40FNCSEL PAD41PULL PAD41INPEN PAD41STRNG PAD41FNCSEL PAD42PULL PAD42INPEN PAD42STRNG PAD42FNCSEL PAD43PULL PAD43INPEN PAD43STRNG PAD43FNCSEL

PAD40PULL : Pad 40 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD40INPEN : Pad 40 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD40STRNG : Pad 40 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD40FNCSEL : Pad 40 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : TRIG3

Configure as the ADC Trigger 3 signal

1 : UARTRX

Configure as the UART RX signal

2 : DIS

Pad disabled

3 : GPIO40

Configure as GPIO40

End of enumeration elements list.

PAD41PULL : Pad 41 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD41INPEN : Pad 41 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD41STRNG : Pad 41 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD41FNCSEL : Pad 41 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : TRIG4

Configure as the ADC Trigger 4 signal

1 : DIS

Pad disabled

2 : SWO

Configure as the serial wire debug SWO signal

3 : GPIO41

Configure as GPIO41

End of enumeration elements list.

PAD42PULL : Pad 42 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD42INPEN : Pad 42 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD42STRNG : Pad 42 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD42FNCSEL : Pad 42 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : TRIG5

Configure as the ADC Trigger 5 signal

1 : M0nCE0

Configure as the SPI channel 0 nCE signal from IOMSTR0

2 : TCTA0

Configure as the input/output signal from CTIMER A0

3 : GPIO42

Configure as GPIO42

End of enumeration elements list.

PAD43PULL : Pad 43 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD43INPEN : Pad 43 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD43STRNG : Pad 43 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD43FNCSEL : Pad 43 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : TRIG6

Configure as the ADC Trigger 6 signal

1 : M0nCE1

Configure as the SPI channel 1 nCE signal from IOMSTR0

2 : TCTB0

Configure as the input/output signal from CTIMER B0

3 : GPIO43

Configure as GPIO43

End of enumeration elements list.


PADREGL

Pad Configuration Register L
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGL PADREGL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD44PULL PAD44INPEN PAD44STRNG PAD44FNCSEL PAD45PULL PAD45INPEN PAD45STRNG PAD45FNCSEL PAD46PULL PAD46INPEN PAD46STRNG PAD46FNCSEL PAD47PULL PAD47INPEN PAD47STRNG PAD47FNCSEL

PAD44PULL : Pad 44 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD44INPEN : Pad 44 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD44STRNG : Pad 44 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD44FNCSEL : Pad 44 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : TRIG7

Configure as the ADC Trigger 7 signal

1 : M0nCE2

Configure as the SPI channel 2 nCE signal from IOMSTR0

2 : TCTA1

Configure as the input/output signal from CTIMER A1

3 : GPIO44

Configure as GPIO44

End of enumeration elements list.

PAD45PULL : Pad 45 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD45INPEN : Pad 45 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD45STRNG : Pad 45 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD45FNCSEL : Pad 45 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE3

Configure as the SPI channel 3 nCE signal from IOMSTR0

2 : TCTB1

Configure as the input/output signal from CTIMER B1

3 : GPIO45

Configure as GPIO45

End of enumeration elements list.

PAD46PULL : Pad 46 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD46INPEN : Pad 46 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD46STRNG : Pad 46 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD46FNCSEL : Pad 46 function select
bits : 19 - 39 (21 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR0

2 : TCTA2

Configure as the input/output signal from CTIMER A2

3 : GPIO46

Configure as GPIO46

End of enumeration elements list.

PAD47PULL : Pad 47 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD47INPEN : Pad 47 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD47STRNG : Pad 47 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD47FNCSEL : Pad 47 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR0

2 : TCTB2

Configure as the input/output signal from CTIMER B2

3 : GPIO47

Configure as GPIO47

End of enumeration elements list.


PADREGM

Pad Configuration Register M
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGM PADREGM read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD48PULL PAD48INPEN PAD48STRNG PAD48FNCSEL PAD49PULL PAD49INPEN PAD49STRNG PAD49FNCSEL

PAD48PULL : Pad 48 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD48INPEN : Pad 48 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD48STRNG : Pad 48 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD48FNCSEL : Pad 48 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE6

Configure as the SPI channel 6 nCE signal from IOMSTR0

2 : TCTA3

Configure as the input/output signal from CTIMER A3

3 : GPIO48

Configure as GPIO48

End of enumeration elements list.

PAD49PULL : Pad 49 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD49INPEN : Pad 49 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD49STRNG : Pad 49 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD49FNCSEL : Pad 49 function select
bits : 11 - 23 (13 bit)
access : read-write

Enumeration:

0 : DIS

Pad disabled

1 : M0nCE7

Configure as the SPI channel 7 nCE signal from IOMSTR0

2 : TCTB3

Configure as the input/output signal from CTIMER B3

3 : GPIO49

Configure as GPIO49

End of enumeration elements list.


PADREGB

Pad Configuration Register B
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGB PADREGB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD4PULL PAD4INPEN PAD4STRNG PAD4FNCSEL PAD4PWRUP PAD5PULL PAD5INPEN PAD5STRNG PAD5FNCSEL PAD5RSEL PAD6PULL PAD6INPEN PAD6STRNG PAD6FNCSEL PAD6RSEL PAD7PULL PAD7INPEN PAD7STRNG PAD7FNCSEL

PAD4PULL : Pad 4 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD4INPEN : Pad 4 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD4STRNG : Pad 4 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD4FNCSEL : Pad 4 function select
bits : 3 - 8 (6 bit)
access : read-write

Enumeration:

0 : TRIG1

Configure as the ADC Trigger 1 signal

1 : SLINT

Configure as the IOSLAVE interrupt out signal

2 : M0nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR0

3 : GPIO4

Configure as GPIO4

4 : SLINTGP

Configure as the IOSLAVE interrupt loopback signal to GPIO4

5 : SWO

Configure as the serial wire debug SWO signal

6 : CLKOUT

Configure as the CLKOUT signal

7 : DIS

Pad disabled

End of enumeration elements list.

PAD4PWRUP : Pad 4 upper power switch enable
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : DIS

Power switch disabled

1 : EN

Power switch enabled

End of enumeration elements list.

PAD5PULL : Pad 5 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD5INPEN : Pad 5 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD5STRNG : Pad 5 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD5FNCSEL : Pad 5 function select
bits : 11 - 24 (14 bit)
access : read-write

Enumeration:

0 : M0SCL

Configure as the IOMSTR0 I2C SCL signal

1 : M0SCK

Configure as the IOMSTR0 SPI SCK signal

2 : UARTS

Configure as the UART RTS signal

3 : GPIO5

Configure as GPIO5

4 : SLSCK

Configure as the IOMSTR0 SPI SCK loopback signal from IOSLAVE

6 : SLSCL

Configure as the IOMSTR0 I2C SCL loopback signal from IOSLAVE

7 : DIS

Pad disabled

End of enumeration elements list.

PAD5RSEL : Pad 5 pullup resistor selection.
bits : 14 - 29 (16 bit)
access : read-write

Enumeration:

0 : PULL1_5K

Pullup is ~1.5 KOhms

1 : PULL6K

Pullup is ~6 KOhms

2 : PULL12K

Pullup is ~12 KOhms

3 : PULL24K

Pullup is ~24 KOhms

End of enumeration elements list.

PAD6PULL : Pad 6 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD6INPEN : Pad 6 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD6STRNG : Pad 6 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD6FNCSEL : Pad 6 function select
bits : 19 - 40 (22 bit)
access : read-write

Enumeration:

0 : M0SDA

Configure as the IOMSTR0 I2C SDA signal

1 : M0MISO

Configure as the IOMSTR0 SPI MISO signal

2 : UACTS

Configure as the UART CTS signal

3 : GPIO6

Configure as GPIO6

4 : SLMISO

Configure as the IOMSTR0 SPI MISO loopback signal from IOSLAVE

6 : SLSDA

Configure as the IOMSTR0 I2C SDA loopback signal from IOSLAVE

7 : DIS

Pad disabled

End of enumeration elements list.

PAD6RSEL : Pad 6 pullup resistor selection.
bits : 22 - 45 (24 bit)
access : read-write

Enumeration:

0 : PULL1_5K

Pullup is ~1.5 KOhms

1 : PULL6K

Pullup is ~6 KOhms

2 : PULL12K

Pullup is ~12 KOhms

3 : PULL24K

Pullup is ~24 KOhms

End of enumeration elements list.

PAD7PULL : Pad 7 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD7INPEN : Pad 7 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD7STRNG : Pad 7 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD7FNCSEL : Pad 7 function select
bits : 27 - 56 (30 bit)
access : read-write

Enumeration:

0 : M0WIR3

Configure as the IOMSTR0 SPI 3-wire MOSI/MISO signal

1 : M0MOSI

Configure as the IOMSTR0 SPI MOSI signal

2 : CLKOUT

Configure as the CLKOUT signal

3 : GPIO7

Configure as GPIO7

6 : SLWIR3

Configure as the IOMSTR0 SPI 3-wire MOSI/MISO loopback signal from IOSLAVE

7 : DIS

Pad disabled

End of enumeration elements list.


CFGA

GPIO Configuration Register A
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGA CFGA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO0INCFG GPIO0OUTCFG GPIO0INTD GPIO1INCFG GPIO1OUTCFG GPIO1INTD GPIO2INCFG GPIO2OUTCFG GPIO2INTD GPIO3INCFG GPIO3OUTCFG GPIO3INTD GPIO4INCFG GPIO4OUTCFG GPIO4INTD GPIO5INCFG GPIO5OUTCFG GPIO5INTD GPIO6INCFG GPIO6OUTCFG GPIO6INTD GPIO7INCFG GPIO7OUTCFG GPIO7INTD

GPIO0INCFG : GPIO0 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO0OUTCFG : GPIO0 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO0INTD : GPIO0 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO1INCFG : GPIO1 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO1OUTCFG : GPIO1 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO1INTD : GPIO1 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO2INCFG : GPIO2 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO2OUTCFG : GPIO2 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO2INTD : GPIO2 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO3INCFG : GPIO3 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO3OUTCFG : GPIO3 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO3INTD : GPIO3 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO4INCFG : GPIO4 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO4OUTCFG : GPIO4 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO4INTD : GPIO4 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO5INCFG : GPIO5 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO5OUTCFG : GPIO5 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO5INTD : GPIO5 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO6INCFG : GPIO6 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO6OUTCFG : GPIO6 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO6INTD : GPIO6 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO7INCFG : GPIO7 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO7OUTCFG : GPIO7 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO7INTD : GPIO7 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGB

GPIO Configuration Register B
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGB CFGB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO8INCFG GPIO8OUTCFG GPIO8INTD GPIO9INCFG GPIO9OUTCFG GPIO9INTD GPIO10INCFG GPIO10OUTCFG GPIO10INTD GPIO11INCFG GPIO11OUTCFG GPIO11INTD GPIO12INCFG GPIO12OUTCFG GPIO12INTD GPIO13INCFG GPIO13OUTCFG GPIO13INTD GPIO14INCFG GPIO14OUTCFG GPIO14INTD GPIO15INCFG GPIO15OUTCFG GPIO15INTD

GPIO8INCFG : GPIO8 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO8OUTCFG : GPIO8 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO8INTD : GPIO8 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO9INCFG : GPIO9 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO9OUTCFG : GPIO9 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO9INTD : GPIO9 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO10INCFG : GPIO10 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO10OUTCFG : GPIO10 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO10INTD : GPIO10 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO11INCFG : GPIO11 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO11OUTCFG : GPIO11 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO11INTD : GPIO11 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO12INCFG : GPIO12 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO12OUTCFG : GPIO12 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO12INTD : GPIO12 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO13INCFG : GPIO13 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO13OUTCFG : GPIO13 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO13INTD : GPIO13 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO14INCFG : GPIO14 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO14OUTCFG : GPIO14 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO14INTD : GPIO14 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO15INCFG : GPIO15 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO15OUTCFG : GPIO15 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO15INTD : GPIO15 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGC

GPIO Configuration Register C
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGC CFGC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO16INCFG GPIO16OUTCFG GPIO16INTD GPIO17INCFG GPIO17OUTCFG GPIO17INTD GPIO18INCFG GPIO18OUTCFG GPIO18INTD GPIO19INCFG GPIO19OUTCFG GPIO19INTD GPIO20INCFG GPIO20OUTCFG GPIO20INTD GPIO21INCFG GPIO21OUTCFG GPIO21INTD GPIO22INCFG GPIO22OUTCFG GPIO22INTD GPIO23INCFG GPIO23OUTCFG GPIO23INTD

GPIO16INCFG : GPIO16 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO16OUTCFG : GPIO16 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO16INTD : GPIO16 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO17INCFG : GPIO17 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO17OUTCFG : GPIO17 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO17INTD : GPIO17 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO18INCFG : GPIO18 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO18OUTCFG : GPIO18 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO18INTD : GPIO18 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO19INCFG : GPIO19 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO19OUTCFG : GPIO19 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO19INTD : GPIO19 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO20INCFG : GPIO20 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO20OUTCFG : GPIO20 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO20INTD : GPIO20 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO21INCFG : GPIO21 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO21OUTCFG : GPIO21 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO21INTD : GPIO21 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO22INCFG : GPIO22 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO22OUTCFG : GPIO22 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO22INTD : GPIO22 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO23INCFG : GPIO23 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO23OUTCFG : GPIO23 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO23INTD : GPIO23 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGD

GPIO Configuration Register D
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGD CFGD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO24INCFG GPIO24OUTCFG GPIO24INTD GPIO25INCFG GPIO25OUTCFG GPIO25INTD GPIO26INCFG GPIO26OUTCFG GPIO26INTD GPIO27INCFG GPIO27OUTCFG GPIO27INTD GPIO28INCFG GPIO28OUTCFG GPIO28INTD GPIO29INCFG GPIO29OUTCFG GPIO29INTD GPIO30INCFG GPIO30OUTCFG GPIO30INTD GPIO31INCFG GPIO31OUTCFG GPIO31INTD

GPIO24INCFG : GPIO24 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO24OUTCFG : GPIO24 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO24INTD : GPIO24 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO25INCFG : GPIO25 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO25OUTCFG : GPIO25 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO25INTD : GPIO25 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO26INCFG : GPIO26 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO26OUTCFG : GPIO26 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO26INTD : GPIO26 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO27INCFG : GPIO27 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO27OUTCFG : GPIO27 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO27INTD : GPIO27 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO28INCFG : GPIO28 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO28OUTCFG : GPIO28 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO28INTD : GPIO28 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO29INCFG : GPIO29 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO29OUTCFG : GPIO29 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO29INTD : GPIO29 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO30INCFG : GPIO30 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO30OUTCFG : GPIO30 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO30INTD : GPIO30 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO31INCFG : GPIO31 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO31OUTCFG : GPIO31 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO31INTD : GPIO31 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGE

GPIO Configuration Register E
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGE CFGE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO32INCFG GPIO32OUTCFG GPIO32INTD GPIO33INCFG GPIO33OUTCFG GPIO33INTD GPIO34INCFG GPIO34OUTCFG GPIO34INTD GPIO35INCFG GPIO35OUTCFG GPIO35INTD GPIO36INCFG GPIO36OUTCFG GPIO36INTD GPIO37INCFG GPIO37OUTCFG GPIO37INTD GPIO38INCFG GPIO38OUTCFG GPIO38INTD GPIO39INCFG GPIO39OUTCFG GPIO39INTD

GPIO32INCFG : GPIO32 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO32OUTCFG : GPIO32 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO32INTD : GPIO32 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO33INCFG : GPIO33 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO33OUTCFG : GPIO33 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO33INTD : GPIO33 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO34INCFG : GPIO34 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO34OUTCFG : GPIO34 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO34INTD : GPIO34 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO35INCFG : GPIO35 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO35OUTCFG : GPIO35 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO35INTD : GPIO35 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO36INCFG : GPIO36 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO36OUTCFG : GPIO36 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO36INTD : GPIO36 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO37INCFG : GPIO37 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO37OUTCFG : GPIO37 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO37INTD : GPIO37 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO38INCFG : GPIO38 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO38OUTCFG : GPIO38 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO38INTD : GPIO38 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO39INCFG : GPIO39 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO39OUTCFG : GPIO39 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO39INTD : GPIO39 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGF

GPIO Configuration Register F
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGF CFGF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO40INCFG GPIO40OUTCFG GPIO40INTD GPIO41INCFG GPIO41OUTCFG GPIO41INTD GPIO42INCFG GPIO42OUTCFG GPIO42INTD GPIO43INCFG GPIO43OUTCFG GPIO43INTD GPIO44INCFG GPIO44OUTCFG GPIO44INTD GPIO45INCFG GPIO45OUTCFG GPIO45INTD GPIO46INCFG GPIO46OUTCFG GPIO46INTD GPIO47INCFG GPIO47OUTCFG GPIO47INTD

GPIO40INCFG : GPIO40 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO40OUTCFG : GPIO40 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO40INTD : GPIO40 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO41INCFG : GPIO41 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO41OUTCFG : GPIO41 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO41INTD : GPIO41 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO42INCFG : GPIO42 input enable.
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO42OUTCFG : GPIO42 output configuration.
bits : 9 - 19 (11 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO42INTD : GPIO42 interrupt direction.
bits : 11 - 22 (12 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO43INCFG : GPIO43 input enable.
bits : 12 - 24 (13 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO43OUTCFG : GPIO43 output configuration.
bits : 13 - 27 (15 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO43INTD : GPIO43 interrupt direction.
bits : 15 - 30 (16 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO44INCFG : GPIO44 input enable.
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO44OUTCFG : GPIO44 output configuration.
bits : 17 - 35 (19 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO44INTD : GPIO44 interrupt direction.
bits : 19 - 38 (20 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO45INCFG : GPIO45 input enable.
bits : 20 - 40 (21 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO45OUTCFG : GPIO45 output configuration.
bits : 21 - 43 (23 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO45INTD : GPIO45 interrupt direction.
bits : 23 - 46 (24 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO46INCFG : GPIO46 input enable.
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO46OUTCFG : GPIO46 output configuration.
bits : 25 - 51 (27 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO46INTD : GPIO46 interrupt direction.
bits : 27 - 54 (28 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO47INCFG : GPIO47 input enable.
bits : 28 - 56 (29 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO47OUTCFG : GPIO47 output configuration.
bits : 29 - 59 (31 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO47INTD : GPIO47 interrupt direction.
bits : 31 - 62 (32 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


CFGG

GPIO Configuration Register G
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CFGG CFGG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GPIO48INCFG GPIO48OUTCFG GPIO48INTD GPIO49INCFG GPIO49OUTCFG GPIO49INTD

GPIO48INCFG : GPIO48 input enable.
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO48OUTCFG : GPIO48 output configuration.
bits : 1 - 3 (3 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO48INTD : GPIO48 interrupt direction.
bits : 3 - 6 (4 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.

GPIO49INCFG : GPIO49 input enable.
bits : 4 - 8 (5 bit)
access : read-write

Enumeration:

0 : READ

Read the GPIO pin data

1 : RDZERO

Readback will always be zero

End of enumeration elements list.

GPIO49OUTCFG : GPIO49 output configuration.
bits : 5 - 11 (7 bit)
access : read-write

Enumeration:

0 : DIS

Output disabled

1 : PUSHPULL

Output is push-pull

2 : OD

Output is open drain

3 : TS

Output is tri-state

End of enumeration elements list.

GPIO49INTD : GPIO49 interrupt direction.
bits : 7 - 14 (8 bit)
access : read-write

Enumeration:

0 : INTLH

Interrupt on low to high GPIO transition

1 : INTHL

Interrupt on high to low GPIO transition

End of enumeration elements list.


PADKEY

Key Register for all pad configuration registers
address_offset : 0x60 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADKEY PADKEY read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PADKEY

PADKEY : Key register value.
bits : 0 - 31 (32 bit)
access : read-write

Enumeration:

115 : Key

Key

End of enumeration elements list.


PADREGC

Pad Configuration Register C
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGC PADREGC read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD8PULL PAD8INPEN PAD8STRNG PAD8FNCSEL PAD8RSEL PAD9PULL PAD9INPEN PAD9STRNG PAD9FNCSEL PAD9RSEL PAD10PULL PAD10INPEN PAD10STRNG PAD10FNCSEL PAD11PULL PAD11INPEN PAD11STRNG PAD11FNCSEL PAD11PWRDN

PAD8PULL : Pad 8 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD8INPEN : Pad 8 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD8STRNG : Pad 8 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD8FNCSEL : Pad 8 function select
bits : 3 - 8 (6 bit)
access : read-write

Enumeration:

0 : M1SCL

Configure as the IOMSTR1 I2C SCL signal

1 : M1SCK

Configure as the IOMSTR1 SPI SCK signal

2 : M0nCE4

Configure as the SPI channel 4 nCE signal from IOMSTR0

3 : GPIO8

Configure as GPIO8

5 : SLSCK

Configure as the IOMSTR1 SPI SCK loopback signal from IOSLAVE

6 : DIS

Pad disabled

7 : SLSCL

Configure as the IOMSTR1 I2C SCL loopback signal from IOSLAVE

End of enumeration elements list.

PAD8RSEL : Pad 8 pullup resistor selection.
bits : 6 - 13 (8 bit)
access : read-write

Enumeration:

0 : PULL1_5K

Pullup is ~1.5 KOhms

1 : PULL6K

Pullup is ~6 KOhms

2 : PULL12K

Pullup is ~12 KOhms

3 : PULL24K

Pullup is ~24 KOhms

End of enumeration elements list.

PAD9PULL : Pad 9 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD9INPEN : Pad 9 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD9STRNG : Pad 9 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD9FNCSEL : Pad 9 function select
bits : 11 - 24 (14 bit)
access : read-write

Enumeration:

0 : M1SDA

Configure as the IOMSTR1 I2C SDA signal

1 : M1MISO

Configure as the IOMSTR1 SPI MISO signal

2 : M0nCE5

Configure as the SPI channel 5 nCE signal from IOMSTR0

3 : GPIO9

Configure as GPIO9

5 : SLMISO

Configure as the IOMSTR1 SPI MISO loopback signal from IOSLAVE

6 : DIS

Pad disabled

7 : SLSDA

Configure as the IOMSTR1 I2C SDA loopback signal from IOSLAVE

End of enumeration elements list.

PAD9RSEL : Pad 9 pullup resistor selection
bits : 14 - 29 (16 bit)
access : read-write

Enumeration:

0 : PULL1_5K

Pullup is ~1.5 KOhms

1 : PULL6K

Pullup is ~6 KOhms

2 : PULL12K

Pullup is ~12 KOhms

3 : PULL24K

Pullup is ~24 KOhms

End of enumeration elements list.

PAD10PULL : Pad 10 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD10INPEN : Pad 10 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD10STRNG : Pad 10 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD10FNCSEL : Pad 10 function select
bits : 19 - 40 (22 bit)
access : read-write

Enumeration:

0 : M1WIR3

Configure as the IOMSTR1 SPI 3-wire MOSI/MISO signal

1 : M1MOSI

Configure as the IOMSTR1 SPI MOSI signal

2 : M0nCE6

Configure as the SPI channel 6 nCE signal from IOMSTR0

3 : GPIO10

Configure as GPIO10

5 : EXTHFA

Configure as the external HFRC A clock signal

6 : DIS

Pad disabled

7 : SLWIR3

Configure as the IOMSTR1 SPI 3-wire MOSI/MISO loopback signal from IOSLAVE

End of enumeration elements list.

PAD11PULL : Pad 11 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD11INPEN : Pad 11 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD11STRNG : Pad 11 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD11FNCSEL : Pad 11 function select
bits : 27 - 55 (29 bit)
access : read-write

Enumeration:

0 : ANATST

Configure as the analog test output signal

1 : M0nCE0

Configure as the SPI channel 0 nCE signal from IOMSTR0

2 : CLKOUT

Configure as the CLKOUT signal

3 : GPIO11

Configure as GPIO11

End of enumeration elements list.

PAD11PWRDN : Pad 11 lower power switch enable
bits : 30 - 60 (31 bit)
access : read-write

Enumeration:

0 : DIS

Power switch disabled

1 : EN

Power switch enabled

End of enumeration elements list.


RDA

GPIO Input Register A
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RDA RDA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RDA

RDA : GPIO31-0 read data.
bits : 0 - 31 (32 bit)
access : read-write


RDB

GPIO Input Register B
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RDB RDB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 RDB

RDB : GPIO49-32 read data.
bits : 0 - 17 (18 bit)
access : read-write


WTA

GPIO Output Register A
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTA WTA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTA

WTA : GPIO31-0 write data.
bits : 0 - 31 (32 bit)
access : read-write


WTB

GPIO Output Register B
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTB WTB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTB

WTB : GPIO49-32 write data.
bits : 0 - 17 (18 bit)
access : read-write


WTSA

GPIO Output Register A Set
address_offset : 0x90 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTSA WTSA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTSA

WTSA : Set the GPIO31-0 write data.
bits : 0 - 31 (32 bit)
access : read-write


WTSB

GPIO Output Register B Set
address_offset : 0x94 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTSB WTSB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTSB

WTSB : Set the GPIO49-32 write data.
bits : 0 - 17 (18 bit)
access : read-write


WTCA

GPIO Output Register A Clear
address_offset : 0x98 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCA WTCA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTCA

WTCA : Clear the GPIO31-0 write data.
bits : 0 - 31 (32 bit)
access : read-write


WTCB

GPIO Output Register B Clear
address_offset : 0x9C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

WTCB WTCB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WTCB

WTCB : Clear the GPIO49-32 write data.
bits : 0 - 17 (18 bit)
access : read-write


ENA

GPIO Enable Register A
address_offset : 0xA0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENA ENA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENA

ENA : GPIO31-0 output enables
bits : 0 - 31 (32 bit)
access : read-write


ENB

GPIO Enable Register B
address_offset : 0xA4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENB ENB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENB

ENB : GPIO49-32 output enables
bits : 0 - 17 (18 bit)
access : read-write


ENSA

GPIO Enable Register A Set
address_offset : 0xA8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENSA ENSA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENSA

ENSA : Set the GPIO31-0 output enables
bits : 0 - 31 (32 bit)
access : read-write


ENSB

GPIO Enable Register B Set
address_offset : 0xAC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENSB ENSB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENSB

ENSB : Set the GPIO49-32 output enables
bits : 0 - 17 (18 bit)
access : read-write


ENCA

GPIO Enable Register A Clear
address_offset : 0xB4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENCA ENCA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENCA

ENCA : Clear the GPIO31-0 output enables
bits : 0 - 31 (32 bit)
access : read-write


ENCB

GPIO Enable Register B Clear
address_offset : 0xB8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ENCB ENCB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ENCB

ENCB : Clear the GPIO49-32 output enables
bits : 0 - 17 (18 bit)
access : read-write


PADREGD

Pad Configuration Register D
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PADREGD PADREGD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PAD12PULL PAD12INPEN PAD12STRNG PAD12FNCSEL PAD13PULL PAD13INPEN PAD13STRNG PAD13FNCSEL PAD14PULL PAD14INPEN PAD14STRNG PAD14FNCSEL PAD15PULL PAD15INPEN PAD15STRNG PAD15FNCSEL

PAD12PULL : Pad 12 pullup enable
bits : 0 - 0 (1 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD12INPEN : Pad 12 input enable
bits : 1 - 2 (2 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD12STRNG : Pad 12 drive strength
bits : 2 - 4 (3 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD12FNCSEL : Pad 12 function select
bits : 3 - 7 (5 bit)
access : read-write

Enumeration:

0 : ADC0

Configure as the analog ADC input 0

1 : M1nCE0

Configure as the SPI channel 0 nCE signal from IOMSTR1

2 : TCTA0

Configure as the input/output signal from CTIMER A0

3 : GPIO12

Configure as GPIO12

End of enumeration elements list.

PAD13PULL : Pad 13 pullup enable
bits : 8 - 16 (9 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD13INPEN : Pad 13 input enable
bits : 9 - 18 (10 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD13STRNG : Pad 13 drive strength
bits : 10 - 20 (11 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD13FNCSEL : Pad 13 function select
bits : 11 - 24 (14 bit)
access : read-write

Enumeration:

0 : ADC1

Configure as the analog ADC input 1

1 : M1nCE1

Configure as the SPI channel 1 nCE signal from IOMSTR1

2 : TCTB0

Configure as the input/output signal from CTIMER B0

3 : GPIO13

Configure as GPIO13

5 : EXTHFA

Configure as the external HFRC B clock signal

6 : SWO

Configure as the serial wire debug SWO signal

7 : DIS

Pad disabled

End of enumeration elements list.

PAD14PULL : Pad 14 pullup enable
bits : 16 - 32 (17 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD14INPEN : Pad 14 input enable
bits : 17 - 34 (18 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD14STRNG : Pad 14 drive strength
bits : 18 - 36 (19 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD14FNCSEL : Pad 14 function select
bits : 19 - 40 (22 bit)
access : read-write

Enumeration:

0 : ADC2

Configure as the analog ADC input 2

1 : M1nCE2

Configure as the SPI channel 2 nCE signal from IOMSTR1

2 : UARTTX

Configure as the UART TX signal

3 : GPIO14

Configure as GPIO14

5 : EXTHFS

Configure as the external HFRC select signal

7 : DIS

Pad disabled

End of enumeration elements list.

PAD15PULL : Pad 15 pullup enable
bits : 24 - 48 (25 bit)
access : read-write

Enumeration:

0 : DIS

Pullup disabled

1 : EN

Pullup enabled

End of enumeration elements list.

PAD15INPEN : Pad 15 input enable
bits : 25 - 50 (26 bit)
access : read-write

Enumeration:

0 : DIS

Pad input disabled

1 : EN

Pad input enabled

End of enumeration elements list.

PAD15STRNG : Pad 15 drive strentgh
bits : 26 - 52 (27 bit)
access : read-write

Enumeration:

0 : LOW

Low drive strength

1 : HIGH

High drive strength

End of enumeration elements list.

PAD15FNCSEL : Pad 15 function select
bits : 27 - 56 (30 bit)
access : read-write

Enumeration:

0 : ADC3

Configure as the analog ADC input 3

1 : M1nCE3

Configure as the SPI channel 3 nCE signal from IOMSTR1

2 : UARTRX

Configure as the UART RX signal

3 : GPIO15

Configure as GPIO15

5 : EXTXT

Configure as the external XT clock signal

7 : DIS

Pad disabled

End of enumeration elements list.



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.