\n
address_offset : 0x0 Bytes (0x0)
size : 0xD0 byte (0x0)
mem_usage : registers
protection :
RTC Counters Lower
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CTR100 : 100ths of a second Counter
bits : 0 - 7 (8 bit)
access : read-write
CTRSEC : Seconds Counter
bits : 8 - 22 (15 bit)
access : read-write
CTRMIN : Minutes Counter
bits : 16 - 38 (23 bit)
access : read-write
CTRHR : Hours Counter
bits : 24 - 53 (30 bit)
access : read-write
RTC Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WRTC : Counter write control
bits : 0 - 0 (1 bit)
access : read-write
Enumeration:
0 : DIS
Counter writes are disabled
1 : EN
Counter writes are enabled
End of enumeration elements list.
RPT : Alarm repeat interval
bits : 1 - 4 (4 bit)
access : read-write
Enumeration:
0 : DIS
Alarm interrupt disabled
1 : YEAR
Interrupt every year
2 : MONTH
Interrupt every month
3 : WEEK
Interrupt every week
4 : DAY
Interrupt every day
5 : HR
Interrupt every hour
6 : MIN
Interrupt every minute
7 : SEC
Interrupt every second/10th/100th
End of enumeration elements list.
RSTOP : RTC input clock control
bits : 4 - 8 (5 bit)
access : read-write
Enumeration:
0 : RUN
Allow the RTC input clock to run
1 : STOP
Stop the RTC input clock
End of enumeration elements list.
HR1224 : Hours Counter mode
bits : 5 - 10 (6 bit)
access : read-write
Enumeration:
0 : 24HR
Hours in 24 hour mode
1 : 12HR
Hours in 12 hour mode
End of enumeration elements list.
RTC Counters Upper
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CTRDATE : Date Counter
bits : 0 - 5 (6 bit)
access : read-write
CTRMO : Months Counter
bits : 8 - 20 (13 bit)
access : read-write
CTRYR : Years Counter
bits : 16 - 39 (24 bit)
access : read-write
CTRWKDY : Weekdays Counter
bits : 24 - 50 (27 bit)
access : read-write
CB : Century
bits : 27 - 54 (28 bit)
access : read-write
Enumeration:
0 : 2000
Century is 2000s
1 : 1900_2100
Century is 1900s/2100s
End of enumeration elements list.
CEB : Century enable
bits : 28 - 56 (29 bit)
access : read-write
Enumeration:
0 : DIS
Disable the Century bit from changing
1 : EN
Enable the Century bit to change
End of enumeration elements list.
CTERR : Counter read error status
bits : 31 - 62 (32 bit)
access : read-write
Enumeration:
0 : NOERR
No read error occurred
1 : RDERR
Read error occurred
End of enumeration elements list.
RTC Alarms Lower
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALM100 : 100ths of a second Alarm
bits : 0 - 7 (8 bit)
access : read-write
ALMSEC : Seconds Alarm
bits : 8 - 22 (15 bit)
access : read-write
ALMMIN : Minutes Alarm
bits : 16 - 38 (23 bit)
access : read-write
ALMHR : Hours Alarm
bits : 24 - 53 (30 bit)
access : read-write
RTC Alarms Upper
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ALMDATE : Date Alarm
bits : 0 - 5 (6 bit)
access : read-write
ALMMO : Months Alarm
bits : 8 - 20 (13 bit)
access : read-write
ALMWKDY : Weekdays Alarm
bits : 16 - 34 (19 bit)
access : read-write
CLK_GEN Interrupt Register: Enable
address_offset : 0xC0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACF : Autocalibration Fail interrupt
bits : 0 - 0 (1 bit)
access : read-write
ACC : Autocalibration Complete interrupt
bits : 1 - 2 (2 bit)
access : read-write
OF : XT Oscillator Fail interrupt
bits : 2 - 4 (3 bit)
access : read-write
ALM : RTC Alarm interrupt
bits : 3 - 6 (4 bit)
access : read-write
CLK_GEN Interrupt Register: Status
address_offset : 0xC4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACF : Autocalibration Fail interrupt
bits : 0 - 0 (1 bit)
access : read-write
ACC : Autocalibration Complete interrupt
bits : 1 - 2 (2 bit)
access : read-write
OF : XT Oscillator Fail interrupt
bits : 2 - 4 (3 bit)
access : read-write
ALM : RTC Alarm interrupt
bits : 3 - 6 (4 bit)
access : read-write
CLK_GEN Interrupt Register: Clear
address_offset : 0xC8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACF : Autocalibration Fail interrupt
bits : 0 - 0 (1 bit)
access : read-write
ACC : Autocalibration Complete interrupt
bits : 1 - 2 (2 bit)
access : read-write
OF : XT Oscillator Fail interrupt
bits : 2 - 4 (3 bit)
access : read-write
ALM : RTC Alarm interrupt
bits : 3 - 6 (4 bit)
access : read-write
CLK_GEN Interrupt Register: Set
address_offset : 0xCC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ACF : Autocalibration Fail interrupt
bits : 0 - 0 (1 bit)
access : read-write
ACC : Autocalibration Complete interrupt
bits : 1 - 2 (2 bit)
access : read-write
OF : XT Oscillator Fail interrupt
bits : 2 - 4 (3 bit)
access : read-write
ALM : RTC Alarm interrupt
bits : 3 - 6 (4 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.