\n
address_offset : 0x0 Bytes (0x0)
size : 0x90 byte (0x0)
mem_usage : registers
protection :
Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ENABLE : Function Enable. Software should set the ENABLE bit to initiate a CRC operation. Hardware will clear the ENABLE bit upon completion.
bits : 0 - 0 (1 bit)
access : read-write
FUNCTION : Function Select
bits : 4 - 11 (8 bit)
access : read-write
Enumeration:
0 : CRC32
Perform CRC32 operation
End of enumeration elements list.
CRCERROR : CRC Error Status - Set to 1 if an error occurs during a CRC operation. Cleared when CTRL register is written (with any value). Usually indicates an invalid address range.
bits : 31 - 62 (32 bit)
access : read-write
Source Addresss
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDR : Source Buffer Address. Address may be byte aligned, but the length must be a multiple of 4 bits.
bits : 0 - 31 (32 bit)
access : read-write
Length
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LEN : Buffer size (bottom two bits assumed to be zero to ensure a multiple of 4 bytes)
bits : 2 - 21 (20 bit)
access : read-write
CRC Seed/Result Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CRC : CRC Seed/Result. Software must seed the CRC with 0xFFFFFFFF before starting a CRC operation (unless the CRC is continued from a previous operation).
bits : 0 - 31 (32 bit)
access : read-write
LOCK Control Register
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SELECT : LOCK Function Select register.
bits : 0 - 7 (8 bit)
access : read-write
Enumeration:
1 : CUSTOMER_KEY
Unlock Customer Key (access to top half of info0)
0 : NONE
Lock Control should be set to NONE when not in use.
End of enumeration elements list.
LOCK Status Register
address_offset : 0x7C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
STATUS : LOCK Status register. This register is a bitmask for which resources are currently unlocked. These bits are one-hot per resource.
bits : 0 - 31 (32 bit)
access : read-write
Enumeration:
1 : CUSTOMER_KEY
Customer Key is unlocked (access is granted to top half of info0)
0 : NONE
No resources are unlocked
End of enumeration elements list.
Key0 Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY0 : Bits [31:0] of the 128-bit key should be written to this register. To protect key values, the register always returns 0x00000000.
bits : 0 - 31 (32 bit)
access : read-write
Key1 Register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY1 : Bits [63:32] of the 128-bit key should be written to this register. To protect key values, the register always returns 0x00000000.
bits : 0 - 31 (32 bit)
access : read-write
Key2 Register
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY2 : Bits [95:64] of the 128-bit key should be written to this register. To protect key values, the register always returns 0x00000000.
bits : 0 - 31 (32 bit)
access : read-write
Key3 Register
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
KEY3 : Bits [127:96] of the 128-bit key should be written to this register. To protect key values, the register always returns 0x00000000.
bits : 0 - 31 (32 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.