\n
address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :
address_offset : 0xC Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : reserved
protection :
address_offset : 0x28 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :
address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection :
address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :
PG Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0 : PG0
bits : 0 - 0 (1 bit)
access : read-write
PG1 : PG1
bits : 1 - 1 (1 bit)
access : read-write
PG2 : PG2
bits : 2 - 2 (1 bit)
access : read-write
PG3 : PG3
bits : 3 - 3 (1 bit)
access : read-write
PG4 : PG4
bits : 4 - 4 (1 bit)
access : read-write
PG5 : PG5
bits : 5 - 5 (1 bit)
access : read-write
PG6 : PG6
bits : 6 - 6 (1 bit)
access : read-write
PG7 : PG7
bits : 7 - 7 (1 bit)
access : read-write
PG Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0OD : PG0OD
bits : 0 - 0 (1 bit)
access : read-write
PG1OD : PG1OD
bits : 1 - 1 (1 bit)
access : read-write
PG2OD : PG2OD
bits : 2 - 2 (1 bit)
access : read-write
PG3OD : PG3OD
bits : 3 - 3 (1 bit)
access : read-write
PG4OD : PG4OD
bits : 4 - 4 (1 bit)
access : read-write
PG5OD : PG5OD
bits : 5 - 5 (1 bit)
access : read-write
PG6OD : PG6OD
bits : 6 - 6 (1 bit)
access : read-write
PG7OD : PG7OD
bits : 7 - 7 (1 bit)
access : read-write
PG Pull-Up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0UP : PG0UP
bits : 0 - 0 (1 bit)
access : read-write
PG1UP : PG1UP
bits : 1 - 1 (1 bit)
access : read-write
PG2UP : PG2UP
bits : 2 - 2 (1 bit)
access : read-write
PG3UP : PG3UP
bits : 3 - 3 (1 bit)
access : read-write
PG4UP : PG4UP
bits : 4 - 4 (1 bit)
access : read-write
PG5UP : PG5UP
bits : 5 - 5 (1 bit)
access : read-write
PG6UP : PG6UP
bits : 6 - 6 (1 bit)
access : read-write
PG7UP : PG7UP
bits : 7 - 7 (1 bit)
access : read-write
PG Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0IE : PG0IE
bits : 0 - 0 (1 bit)
access : read-write
PG1IE : PG1IE
bits : 1 - 1 (1 bit)
access : read-write
PG2IE : PG2IE
bits : 2 - 2 (1 bit)
access : read-write
PG3IE : PG3IE
bits : 3 - 3 (1 bit)
access : read-write
PG4IE : PG4IE
bits : 4 - 4 (1 bit)
access : read-write
PG5IE : PG5IE
bits : 5 - 5 (1 bit)
access : read-write
PG6IE : PG6IE
bits : 6 - 6 (1 bit)
access : read-write
PG7IE : PG7IE
bits : 7 - 7 (1 bit)
access : read-write
PG Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0C : PG0C
bits : 0 - 0 (1 bit)
access : read-write
PG1C : PG1C
bits : 1 - 1 (1 bit)
access : read-write
PG2C : PG2C
bits : 2 - 2 (1 bit)
access : read-write
PG3C : PG3C
bits : 3 - 3 (1 bit)
access : read-write
PG4C : PG4C
bits : 4 - 4 (1 bit)
access : read-write
PG5C : PG5C
bits : 5 - 5 (1 bit)
access : read-write
PG6C : PG6C
bits : 6 - 6 (1 bit)
access : read-write
PG7C : PG7C
bits : 7 - 7 (1 bit)
access : read-write
PG Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0F1 : PG0F1
bits : 0 - 0 (1 bit)
access : read-write
PG1F1 : PG1F1
bits : 1 - 1 (1 bit)
access : read-write
PG2F1 : PG2F1
bits : 2 - 2 (1 bit)
access : read-write
PG3F1 : PG3F1
bits : 3 - 3 (1 bit)
access : read-write
PG4F1 : PG4F1
bits : 4 - 4 (1 bit)
access : read-write
PG5F1 : PG5F1
bits : 5 - 5 (1 bit)
access : read-write
PG6F1 : PG6F1
bits : 6 - 6 (1 bit)
access : read-write
PG7F1 : PG7F1
bits : 7 - 7 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.