\n

PA

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :

address_offset : 0xC Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x2C Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

DATA

PUP

PDN

IE

CR

FR1


DATA

PA Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA0 PA1 PA2 PA3

PA0 : PA0
bits : 0 - 0 (1 bit)
access : read-write

PA1 : PA1
bits : 1 - 1 (1 bit)
access : read-write

PA2 : PA2
bits : 2 - 2 (1 bit)
access : read-write

PA3 : PA3
bits : 3 - 3 (1 bit)
access : read-write


PUP

PA Pull-Up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA0UP PA2UP PA3UP

PA0UP : PA0UP
bits : 0 - 0 (1 bit)
access : read-write

PA2UP : PA2UP
bits : 2 - 2 (1 bit)
access : read-write

PA3UP : PA3UP
bits : 3 - 3 (1 bit)
access : read-write


PDN

PA Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA1DN

PA1DN : PA1DN
bits : 1 - 1 (1 bit)
access : read-write


IE

PA Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA0IE PA1IE PA2IE PA3IE

PA0IE : PA0IE
bits : 0 - 0 (1 bit)
access : read-write

PA1IE : PA1IE
bits : 1 - 1 (1 bit)
access : read-write

PA2IE : PA2IE
bits : 2 - 2 (1 bit)
access : read-write

PA3IE : PA3IE
bits : 3 - 3 (1 bit)
access : read-write


CR

PA Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA0C PA1C PA2C PA3C

PA0C : PA0C
bits : 0 - 0 (1 bit)
access : read-write

PA1C : PA1C
bits : 1 - 1 (1 bit)
access : read-write

PA2C : PA2C
bits : 2 - 2 (1 bit)
access : read-write

PA3C : PA3C
bits : 3 - 3 (1 bit)
access : read-write


FR1

PA Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PA0F1 PA1F1 PA2F1 PA3F1

PA0F1 : PA0F1
bits : 0 - 0 (1 bit)
access : read-write

PA1F1 : PA1F1
bits : 1 - 1 (1 bit)
access : read-write

PA2F1 : PA2F1
bits : 2 - 2 (1 bit)
access : read-write

PA3F1 : PA3F1
bits : 3 - 3 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.