\n
address_offset : 0x0 Bytes (0x0)
size : 0x38 byte (0x0)
mem_usage : registers
protection :
address_offset : 0x38 Bytes (0x0)
size : 0xC8 byte (0x0)
mem_usage : reserved
protection :
address_offset : 0x100 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :
UA0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UL1
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PSCCNT
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
START : START
bits : 16 - 16 (1 bit)
access : read-write
TENB : TENB
bits : 17 - 17 (1 bit)
access : read-write
STEP : STEP
bits : 24 - 24 (1 bit)
access : read-write
BRK : BRK
bits : 25 - 25 (1 bit)
access : read-write
PSCFLG
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
OVER : OVER
bits : 16 - 16 (1 bit)
access : read-write
UNDER : UNDER
bits : 17 - 17 (1 bit)
access : read-write
ZERO : ZERO
bits : 24 - 24 (1 bit)
access : read-write
UR0
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UR1
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SGN
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SA0 : SA0
bits : 16 - 16 (1 bit)
access : read-write
SM0 : SM0
bits : 17 - 17 (1 bit)
access : read-write
SM1 : SM1
bits : 18 - 18 (1 bit)
access : read-write
SL0 : SL0
bits : 19 - 19 (1 bit)
access : read-write
SL1 : SL1
bits : 20 - 20 (1 bit)
access : read-write
SR0 : SR0
bits : 21 - 21 (1 bit)
access : read-write
SR1 : SR1
bits : 22 - 22 (1 bit)
access : read-write
AP0
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AP1
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
AP2
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
BR0
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PG0
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
VG0
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UM0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UM1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
UL0
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.