\n

DSAD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x28 Bytes (0x0)
size : 0xD8 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x100 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x118 Bytes (0x0)
size : 0xE8 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x200 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x204 Bytes (0x0)
size : 0xCFC byte (0x0)
mem_usage : reserved
protection :

address_offset : 0xF00 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

DSCLK

DSMOD3

DSREG0

DSREG1

DSREG2

DSREG3

DSREG4

DSREG5

DSMOD4

DSMOD5

DSMOD6

DSMOD7

DSREGSP

DSMOD8

DSMOD0

DSMOD1

DSMOD2

DSTEST0


DSCLK

DSCLK
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSCLK DSCLK read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCLK

ADCLK : ADCLK
bits : 0 - 2 (3 bit)
access : read-write


DSMOD3

DSMOD3
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD3 DSMOD3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCAN REPEAT ITM

SCAN : SCAN
bits : 0 - 0 (1 bit)
access : read-write

REPEAT : REPEAT
bits : 1 - 1 (1 bit)
access : read-write

ITM : ITM
bits : 4 - 6 (3 bit)
access : read-write


DSREG0

DSREG0
address_offset : 0x100 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG0 DSREG0 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR0F AD0VR0F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR0F : ADR0F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR0F : AD0VR0F
bits : 17 - 17 (1 bit)
access : read-only


DSREG1

DSREG1
address_offset : 0x104 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG1 DSREG1 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR1F AD0VR1F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR1F : ADR1F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR1F : AD0VR1F
bits : 17 - 17 (1 bit)
access : read-only


DSREG2

DSREG2
address_offset : 0x108 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG2 DSREG2 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR2F AD0VR2F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR2F : ADR2F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR2F : AD0VR2F
bits : 17 - 17 (1 bit)
access : read-only


DSREG3

DSREG3
address_offset : 0x10C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG3 DSREG3 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR3F AD0VR3F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR3F : ADR3F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR3F : AD0VR3F
bits : 17 - 17 (1 bit)
access : read-only


DSREG4

DSREG4
address_offset : 0x110 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG4 DSREG4 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR4F AD0VR4F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR4F : ADR4F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR4F : AD0VR4F
bits : 17 - 17 (1 bit)
access : read-only


DSREG5

DSREG5
address_offset : 0x114 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREG5 DSREG5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADR5F AD0VR5F

ADR : ADR
bits : 0 - 15 (16 bit)
access : read-only

ADR5F : ADR5F
bits : 16 - 16 (1 bit)
access : read-only

AD0VR5F : AD0VR5F
bits : 17 - 17 (1 bit)
access : read-only


DSMOD4

DSMOD4
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD4 DSMOD4 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCANSTA SCANAREA

SCANSTA : SCANSTA
bits : 0 - 3 (4 bit)
access : read-write

SCANAREA : SCANAREA
bits : 4 - 7 (4 bit)
access : read-write


DSMOD5

DSMOD5
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSMOD5 DSMOD5 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADBF EOCF HPADBF HPEOCF

ADBF : ADBF
bits : 0 - 0 (1 bit)
access : read-only

EOCF : EOCF
bits : 1 - 1 (1 bit)
access : read-only

HPADBF : HPADBF
bits : 2 - 2 (1 bit)
access : read-only

HPEOCF : HPEOCF
bits : 3 - 3 (1 bit)
access : read-only


DSMOD6

DSMOD6
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

DSMOD6 DSMOD6 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADRST

ADRST : ADRST
bits : 0 - 1 (2 bit)
access : write-only


DSMOD7

DSMOD7
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD7 DSMOD7 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTADDMA INTDAHPDMA

INTADDMA : INTADDMA
bits : 0 - 0 (1 bit)
access : read-write

INTDAHPDMA : INTDAHPDMA
bits : 1 - 1 (1 bit)
access : read-write


DSREGSP

DSREGSP
address_offset : 0x200 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

DSREGSP DSREGSP read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SPADR0 SPADR1 ADRFSP AD0VRF

SPADR0 : SPADR0
bits : 0 - 9 (10 bit)
access : read-only

SPADR1 : SPADR1
bits : 10 - 15 (6 bit)
access : read-only

ADRFSP : ADRFSP
bits : 16 - 16 (1 bit)
access : read-only

AD0VRF : AD0VRF
bits : 17 - 17 (1 bit)
access : read-only


DSMOD8

DSMOD8
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD8 DSMOD8 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DSGAIN0 DSGAIN1 DSGAIN2 DSGAIN3 DSGAIN4 DSGAIN5

DSGAIN0 : DSGAIN0
bits : 0 - 1 (2 bit)
access : read-write

DSGAIN1 : DSGAIN1
bits : 2 - 3 (2 bit)
access : read-write

DSGAIN2 : DSGAIN2
bits : 4 - 5 (2 bit)
access : read-write

DSGAIN3 : DSGAIN3
bits : 6 - 7 (2 bit)
access : read-write

DSGAIN4 : DSGAIN4
bits : 8 - 9 (2 bit)
access : read-write

DSGAIN5 : DSGAIN5
bits : 10 - 11 (2 bit)
access : read-write


DSMOD0

DSMOD0
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD0 DSMOD0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADS HPADS

ADS : ADS
bits : 0 - 0 (1 bit)
access : write-only

HPADS : HPADS
bits : 1 - 1 (1 bit)
access : write-only


DSMOD1

DSMOD1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD1 DSMOD1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADHWE ADHWS HPADHWE HPADHWS LP_EN MOD_EN I2AD BIAS_EN

ADHWE : ADHWE
bits : 0 - 0 (1 bit)
access : read-write

ADHWS : ADHWS
bits : 1 - 1 (1 bit)
access : read-write

HPADHWE : HPADHWE
bits : 2 - 2 (1 bit)
access : read-write

HPADHWS : HPADHWS
bits : 3 - 3 (1 bit)
access : read-write

LP_EN : LP_EN
bits : 4 - 4 (1 bit)
access : read-write

MOD_EN : MOD_EN
bits : 5 - 5 (1 bit)
access : read-write

I2AD : I2AD
bits : 6 - 6 (1 bit)
access : read-write

BIAS_EN : BIAS_EN
bits : 7 - 7 (1 bit)
access : read-write


DSMOD2

DSMOD2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSMOD2 DSMOD2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADCH HPADCH

ADCH : ADCH
bits : 0 - 3 (4 bit)
access : read-write

HPADCH : HPADCH
bits : 4 - 7 (4 bit)
access : read-write


DSTEST0

DSTEST0
address_offset : 0xF00 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DSTEST0 DSTEST0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WR_EN MON_EN

WR_EN : WR_EN
bits : 0 - 0 (1 bit)
access : read-write

MON_EN : MON_EN
bits : 1 - 1 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.