\n

ADA_PSC

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x34 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x34 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x54 Bytes (0x0)
size : 0x20 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x74 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : registers
protection :

Registers

REG00

REG01

REG02

REG03

REG04

REG05

REG06

REG07

REGSP

CREG


REG00

Conversion Result Store Register0
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG00 REG00 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG01

Conversion Result Store Register1
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG01 REG01 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG02

Conversion Result Store Register2
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG02 REG02 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG03

Conversion Result Store Register3
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG03 REG03 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG04

Conversion Result Store Register4
address_offset : 0x44 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG04 REG04 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG05

Conversion Result Store Register5
address_offset : 0x48 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG05 REG05 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG06

Conversion Result Store Register6
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG06 REG06 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REG07

Conversion Result Store Register7
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REG07 REG07 read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only


REGSP

Highest Priority Conversion Result Store Register
address_offset : 0x74 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

REGSP REGSP read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADSPR ADSPRF ADOVRSPF ADSPRF_MR ADOVRSPF_MR ADSPR_MR

ADSPR : ADSPR
bits : 0 - 11 (12 bit)
access : read-only

ADSPRF : ADSPRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRSPF : ADOVRSPF
bits : 13 - 13 (1 bit)
access : read-only

ADSPRF_MR : ADSPRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRSPF_MR : ADOVRSPF_MR
bits : 17 - 17 (1 bit)
access : read-only

ADSPR_MR : ADSPR_MR
bits : 20 - 31 (12 bit)
access : read-only


CREG

Conversion Result Store Common Register
address_offset : 0x78 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

CREG CREG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ADR ADRF ADOVRF INVALID ADRF_MR ADOVRF_MR INVALID_MR ADR_MR

ADR : ADR
bits : 0 - 11 (12 bit)
access : read-only

ADRF : ADRF
bits : 12 - 12 (1 bit)
access : read-only

ADOVRF : ADOVRF
bits : 13 - 13 (1 bit)
access : read-only

INVALID : INVALID
bits : 14 - 14 (1 bit)
access : read-only

ADRF_MR : ADRF_MR
bits : 16 - 16 (1 bit)
access : read-only

ADOVRF_MR : ADOVRF_MR
bits : 17 - 17 (1 bit)
access : read-only

INVALID_MR : INVALID_MR
bits : 18 - 18 (1 bit)
access : read-only

ADR_MR : ADR_MR
bits : 20 - 31 (12 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.