\n

PF

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x4 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x2C Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x30 Bytes (0x0)
size : 0x8 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

DATA

PUP

IE


DATA

Port F Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PF0 PF1 PF2 PF3 PF4 PF5 PF6 PF7

PF0 : PF0
bits : 0 - 0 (1 bit)
access : read-write

PF1 : PF1
bits : 1 - 1 (1 bit)
access : read-write

PF2 : PF2
bits : 2 - 2 (1 bit)
access : read-write

PF3 : PF3
bits : 3 - 3 (1 bit)
access : read-write

PF4 : PF4
bits : 4 - 4 (1 bit)
access : read-write

PF5 : PF5
bits : 5 - 5 (1 bit)
access : read-write

PF6 : PF6
bits : 6 - 6 (1 bit)
access : read-write

PF7 : PF7
bits : 7 - 7 (1 bit)
access : read-write


PUP

Port F Pull-up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PF0UP PF1UP PF2UP PF3UP PF4UP PF5UP PF6UP PF7UP

PF0UP : PF0UP
bits : 0 - 0 (1 bit)
access : read-write

PF1UP : PF1UP
bits : 1 - 1 (1 bit)
access : read-write

PF2UP : PF2UP
bits : 2 - 2 (1 bit)
access : read-write

PF3UP : PF3UP
bits : 3 - 3 (1 bit)
access : read-write

PF4UP : PF4UP
bits : 4 - 4 (1 bit)
access : read-write

PF5UP : PF5UP
bits : 5 - 5 (1 bit)
access : read-write

PF6UP : PF6UP
bits : 6 - 6 (1 bit)
access : read-write

PF7UP : PF7UP
bits : 7 - 7 (1 bit)
access : read-write


IE

Port F Input Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PF0IE PF1IE PF2IE PF3IE PF4IE PF5IE PF6IE PF7IE

PF0IE : PF0IE
bits : 0 - 0 (1 bit)
access : read-write

PF1IE : PF1IE
bits : 1 - 1 (1 bit)
access : read-write

PF2IE : PF2IE
bits : 2 - 2 (1 bit)
access : read-write

PF3IE : PF3IE
bits : 3 - 3 (1 bit)
access : read-write

PF4IE : PF4IE
bits : 4 - 4 (1 bit)
access : read-write

PF5IE : PF5IE
bits : 5 - 5 (1 bit)
access : read-write

PF6IE : PF6IE
bits : 6 - 6 (1 bit)
access : read-write

PF7IE : PF7IE
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.