\n

KWUP

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x10 Bytes (0x0)
size : 0x70 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x80 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

Registers

CR0

CR1

CR2

PKEY

CNT

CLR

INT

CR3


CR0

KWUP Control Register 0
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR0 CR0 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY0EN KEY0 DPE0

KEY0EN : KEY0EN
bits : 0 - 0 (1 bit)
access : read-write

KEY0 : KEY0
bits : 4 - 6 (3 bit)
access : read-write

DPE0 : DPE0
bits : 7 - 7 (1 bit)
access : read-write


CR1

KWUP Control Register 1
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR1 CR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY1EN KEY1 DPE1

KEY1EN : KEY1EN
bits : 0 - 0 (1 bit)
access : read-write

KEY1 : KEY1
bits : 4 - 6 (3 bit)
access : read-write

DPE1 : DPE1
bits : 7 - 7 (1 bit)
access : read-write


CR2

KWUP Control Register 2
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR2 CR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY2EN KEY2 DPE2

KEY2EN : KEY2EN
bits : 0 - 0 (1 bit)
access : read-write

KEY2 : KEY2
bits : 4 - 6 (3 bit)
access : read-write

DPE2 : DPE2
bits : 7 - 7 (1 bit)
access : read-write


PKEY

KWUP Port Monitor Register
address_offset : 0x80 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PKEY PKEY read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PKEY0 PKEY1 PKEY2 PKEY3

PKEY0 : PKEY0
bits : 0 - 0 (1 bit)
access : read-only

PKEY1 : PKEY1
bits : 1 - 1 (1 bit)
access : read-only

PKEY2 : PKEY2
bits : 2 - 2 (1 bit)
access : read-only

PKEY3 : PKEY3
bits : 3 - 3 (1 bit)
access : read-only


CNT

KWUP Control Register
address_offset : 0x84 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CNT CNT read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 T1S T2S

T1S : T1S
bits : 2 - 3 (2 bit)
access : read-write

T2S : T2S
bits : 4 - 5 (2 bit)
access : read-write


CLR

KWUP Interrupt All Clear Register
address_offset : 0x88 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

CLR CLR write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEYCLR

KEYCLR : KEYCLR
bits : 0 - 3 (4 bit)
access : write-only


INT

KWUP Interrupt Monitor Register
address_offset : 0x8C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

INT INT read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEYINT0 KEYINT1 KEYINT2 KEYINT3

KEYINT0 : KEYINT0
bits : 0 - 0 (1 bit)
access : read-only

KEYINT1 : KEYINT1
bits : 1 - 1 (1 bit)
access : read-only

KEYINT2 : KEYINT2
bits : 2 - 2 (1 bit)
access : read-only

KEYINT3 : KEYINT3
bits : 3 - 3 (1 bit)
access : read-only


CR3

KWUP Control Register 3
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR3 CR3 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 KEY3EN KEY3 DPE3

KEY3EN : KEY3EN
bits : 0 - 0 (1 bit)
access : read-write

KEY3 : KEY3
bits : 4 - 6 (3 bit)
access : read-write

DPE3 : DPE3
bits : 7 - 7 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.