\n

CG

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x28 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x2C Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :

Registers

SYSCR

CKSEL

ICRCG

NMIFLG

RSTFLG

IMCGA

IMCGB

IMCGD

IMCGE

IMCGF

OSCCR

STBYCR

PLLSEL


SYSCR

System Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

SYSCR SYSCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 GEAR PRCK FPSEL0 FPSEL1 SCOSEL FCSTOP

GEAR : GEAR
bits : 0 - 2 (3 bit)
access : read-write

PRCK : PRCK
bits : 8 - 10 (3 bit)
access : read-write

FPSEL0 : FPSEL0
bits : 12 - 12 (1 bit)
access : read-write

FPSEL1 : FPSEL1
bits : 13 - 13 (1 bit)
access : read-write

SCOSEL : SCOSEL
bits : 16 - 17 (2 bit)
access : read-write

FCSTOP : FCSTOP
bits : 20 - 20 (1 bit)
access : read-write


CKSEL

System Clock Selection Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CKSEL CKSEL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SYSCKFLG SYSCK

SYSCKFLG : SYSCKFLG
bits : 0 - 0 (1 bit)
access : read-only

SYSCK : SYSCK
bits : 1 - 1 (1 bit)
access : read-write


ICRCG

CG Interrupt Request Clear Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

ICRCG ICRCG write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ICRCG

ICRCG : ICRCG
bits : 0 - 4 (5 bit)
access : write-only


NMIFLG

NMI Flag Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

NMIFLG NMIFLG read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NMIFLG0 NMIFLG1

NMIFLG0 : NMIFLG0
bits : 0 - 0 (1 bit)
access : read-only

NMIFLG1 : NMIFLG1
bits : 1 - 1 (1 bit)
access : read-only


RSTFLG

Reset Flag Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

RSTFLG RSTFLG read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PONRSTF PINRSTF WDTRSTF BUPRSTF SYSRSTF

PONRSTF : PONRSTF
bits : 0 - 0 (1 bit)
access : read-write

PINRSTF : PINRSTF
bits : 1 - 1 (1 bit)
access : read-write

WDTRSTF : WDTRSTF
bits : 2 - 2 (1 bit)
access : read-write

BUPRSTF : BUPRSTF
bits : 3 - 3 (1 bit)
access : read-write

SYSRSTF : SYSRSTF
bits : 4 - 4 (1 bit)
access : read-write


IMCGA

CG Interrupt Mode Control Register A
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMCGA IMCGA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INT0EN EMST0 EMCG0 INT1EN EMST1 EMCG1 INT2EN EMST2 EMCG2 INT3EN EMST3 EMCG3

INT0EN : INT0EN
bits : 0 - 0 (1 bit)
access : read-write

EMST0 : EMST0
bits : 2 - 3 (2 bit)
access : read-only

EMCG0 : EMCG0
bits : 4 - 6 (3 bit)
access : read-write

INT1EN : INT1EN
bits : 8 - 8 (1 bit)
access : read-write

EMST1 : EMST1
bits : 10 - 11 (2 bit)
access : read-only

EMCG1 : EMCG1
bits : 12 - 14 (3 bit)
access : read-write

INT2EN : INT2EN
bits : 16 - 16 (1 bit)
access : read-write

EMST2 : EMST2
bits : 18 - 19 (2 bit)
access : read-only

EMCG2 : EMCG2
bits : 20 - 22 (3 bit)
access : read-write

INT3EN : INT3EN
bits : 24 - 24 (1 bit)
access : read-write

EMST3 : EMST3
bits : 26 - 27 (2 bit)
access : read-only

EMCG3 : EMCG3
bits : 28 - 30 (3 bit)
access : read-write


IMCGB

CG Interrupt Mode Control Register B
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMCGB IMCGB read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INT4EN EMST4 EMCG4 INT5EN EMST5 EMCG5 INT6EN EMST6 EMCG6 INT7EN EMST7 EMCG7

INT4EN : INT4EN
bits : 0 - 0 (1 bit)
access : read-write

EMST4 : EMST4
bits : 2 - 3 (2 bit)
access : read-only

EMCG4 : EMCG4
bits : 4 - 6 (3 bit)
access : read-write

INT5EN : INT5EN
bits : 8 - 8 (1 bit)
access : read-write

EMST5 : EMST5
bits : 10 - 11 (2 bit)
access : read-only

EMCG5 : EMCG5
bits : 12 - 14 (3 bit)
access : read-write

INT6EN : INT6EN
bits : 16 - 16 (1 bit)
access : read-write

EMST6 : EMST6
bits : 18 - 19 (2 bit)
access : read-only

EMCG6 : EMCG6
bits : 20 - 22 (3 bit)
access : read-write

INT7EN : INT7EN
bits : 24 - 24 (1 bit)
access : read-write

EMST7 : EMST7
bits : 26 - 27 (2 bit)
access : read-only

EMCG7 : EMCG7
bits : 28 - 30 (3 bit)
access : read-write


IMCGD

CG Interrupt Mode Control Register D
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMCGD IMCGD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTEEN EMSTE EMCGE INTFEN EMSTF EMCGF

INTEEN : INTEEN
bits : 16 - 16 (1 bit)
access : read-write

EMSTE : EMSTE
bits : 18 - 19 (2 bit)
access : read-only

EMCGE : EMCGE
bits : 20 - 22 (3 bit)
access : read-write

INTFEN : INTFEN
bits : 24 - 24 (1 bit)
access : read-write

EMSTF : EMSTF
bits : 26 - 27 (2 bit)
access : read-only

EMCGF : EMCGF
bits : 28 - 30 (3 bit)
access : read-write


IMCGE

CG Interrupt Mode Control Register E
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMCGE IMCGE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTGEN EMSTG EMCGG INTHEN EMSTH EMCGH INTIEN EMSTI EMCGI

INTGEN : INTGEN
bits : 0 - 0 (1 bit)
access : read-write

EMSTG : EMSTG
bits : 2 - 3 (2 bit)
access : read-only

EMCGG : EMCGG
bits : 4 - 6 (3 bit)
access : read-write

INTHEN : INTHEN
bits : 8 - 8 (1 bit)
access : read-write

EMSTH : EMSTH
bits : 10 - 11 (2 bit)
access : read-only

EMCGH : EMCGH
bits : 12 - 14 (3 bit)
access : read-write

INTIEN : INTIEN
bits : 16 - 16 (1 bit)
access : read-write

EMSTI : EMSTI
bits : 18 - 19 (2 bit)
access : read-only

EMCGI : EMCGI
bits : 20 - 22 (3 bit)
access : read-write


IMCGF

CG Interrupt Mode Control Register F
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IMCGF IMCGF read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTKEN EMSTK EMCGK INTLEN EMSTL EMCGL

INTKEN : INTKEN
bits : 0 - 0 (1 bit)
access : read-write

EMSTK : EMSTK
bits : 2 - 3 (2 bit)
access : read-only

EMCGK : EMCGK
bits : 4 - 6 (3 bit)
access : read-write

INTLEN : INTLEN
bits : 8 - 8 (1 bit)
access : read-write

EMSTL : EMSTL
bits : 10 - 11 (2 bit)
access : read-only

EMCGL : EMCGL
bits : 12 - 14 (3 bit)
access : read-write


OSCCR

Oscillation Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OSCCR OSCCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 WUEON WUEF PLLON WUPSEL XEN XTEN WUPTL WUPT

WUEON : WUEON
bits : 0 - 0 (1 bit)
access : write-only

WUEF : WUEF
bits : 1 - 1 (1 bit)
access : read-only

PLLON : PLLON
bits : 2 - 2 (1 bit)
access : read-write

WUPSEL : WUPSEL
bits : 3 - 3 (1 bit)
access : read-write

XEN : XEN
bits : 8 - 8 (1 bit)
access : read-write

XTEN : XTEN
bits : 9 - 9 (1 bit)
access : read-write

WUPTL : WUPTL
bits : 14 - 15 (2 bit)
access : read-write

WUPT : WUPT
bits : 20 - 31 (12 bit)
access : read-write


STBYCR

Standby Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

STBYCR STBYCR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STBY RXEN RXTEN DRVE PTKEEP

STBY : STBY
bits : 0 - 2 (3 bit)
access : read-write

RXEN : RXEN
bits : 8 - 8 (1 bit)
access : read-write

RXTEN : RXTEN
bits : 9 - 9 (1 bit)
access : read-write

DRVE : DRVE
bits : 16 - 16 (1 bit)
access : read-write

PTKEEP : PTKEEP
bits : 17 - 17 (1 bit)
access : read-write


PLLSEL

PLL Selection Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PLLSEL PLLSEL read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PLLSEL ND C2S IS RS

PLLSEL : PLLSEL
bits : 0 - 0 (1 bit)
access : read-write

ND : ND
bits : 3 - 7 (5 bit)
access : read-write

C2S : C2S
bits : 8 - 8 (1 bit)
access : read-write

IS : IS
bits : 9 - 10 (2 bit)
access : read-write

RS : RS
bits : 12 - 15 (4 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.