\n
address_offset : 0x0 Bytes (0x0)
size : 0x30 byte (0x0)
mem_usage : registers
protection :
TB Enable Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBEN : TBEN
bits : 7 - 7 (1 bit)
access : read-write
TB Flip-Flop Control Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBFF0C : TBFF0C
bits : 0 - 1 (2 bit)
access : read-write
TBE0T1 : TBE0T1
bits : 2 - 2 (1 bit)
access : read-write
TBE1T1 : TBE1T1
bits : 3 - 3 (1 bit)
access : read-write
TBC0T1 : TBC0T1
bits : 4 - 4 (1 bit)
access : read-write
TBC1T1 : TBC1T1
bits : 5 - 5 (1 bit)
access : read-write
TB Status Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
INTTB0 : INTTB0
bits : 0 - 0 (1 bit)
access : read-only
INTTB1 : INTTB1
bits : 1 - 1 (1 bit)
access : read-only
INTTBOF : INTTBOF
bits : 2 - 2 (1 bit)
access : read-only
TB Interrupt Mask Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBIM0 : TBIM0
bits : 0 - 0 (1 bit)
access : read-write
TBIM1 : TBIM1
bits : 1 - 1 (1 bit)
access : read-write
TBIMOF : TBIMOF
bits : 2 - 2 (1 bit)
access : read-write
TB Read Capture Register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TBUC : TBUC
bits : 0 - 15 (16 bit)
access : read-only
TB RG0 Timer Register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBRG0 : TBRG0
bits : 0 - 15 (16 bit)
access : read-write
TB RG1 Timer Register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBRG1 : TBRG1
bits : 0 - 15 (16 bit)
access : read-write
TB CP0 Capture Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TBCP0 : TBCP0
bits : 0 - 15 (16 bit)
access : read-only
TB CP1 Capture Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
TBCP1 : TBCP1
bits : 0 - 15 (16 bit)
access : read-only
TB RUN Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBRUN : TBRUN
bits : 0 - 0 (1 bit)
access : read-write
TBPRUN : TBPRUN
bits : 2 - 2 (1 bit)
access : read-write
TB Control Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
I2TB : I2TB
bits : 3 - 3 (1 bit)
access : read-write
TBSYNC : TBSYNC
bits : 5 - 5 (1 bit)
access : read-write
TBWBF : TBWBF
bits : 7 - 7 (1 bit)
access : read-write
TB Mode Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TBCLK : TBCLK
bits : 0 - 1 (2 bit)
access : read-write
TBCLE : TBCLE
bits : 2 - 2 (1 bit)
access : read-write
TBCPM : TBCPM
bits : 3 - 4 (2 bit)
access : read-write
TBCP : TBCP
bits : 5 - 5 (1 bit)
access : write-only
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.