\n
address_offset : 0x0 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :
address_offset : 0x4 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection :
address_offset : 0x8 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :
address_offset : 0xC Bytes (0x0)
size : 0x2C byte (0x0)
mem_usage : reserved
protection :
address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :
PL Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0 : PL0
bits : 0 - 0 (1 bit)
access : read-write
PL1 : PL1
bits : 1 - 1 (1 bit)
access : read-write
PL Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0IE : PL0IE
bits : 0 - 0 (1 bit)
access : read-write
PL1IE : PL1IE
bits : 1 - 1 (1 bit)
access : read-write
PL Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PL0F1 : PL0F1
bits : 0 - 0 (1 bit)
access : read-write
PL1F1 : PL1F1
bits : 1 - 1 (1 bit)
access : read-write
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.