\n

PH

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :

address_offset : 0xC Bytes (0x0)
size : 0x1C byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

DATA

OD

PUP

PDN

IE

CR

FR1


DATA

PH Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0 PH1 PH2 PH3 PH4 PH5 PH6 PH7

PH0 : PH0
bits : 0 - 0 (1 bit)
access : read-write

PH1 : PH1
bits : 1 - 1 (1 bit)
access : read-write

PH2 : PH2
bits : 2 - 2 (1 bit)
access : read-write

PH3 : PH3
bits : 3 - 3 (1 bit)
access : read-write

PH4 : PH4
bits : 4 - 4 (1 bit)
access : read-write

PH5 : PH5
bits : 5 - 5 (1 bit)
access : read-write

PH6 : PH6
bits : 6 - 6 (1 bit)
access : read-write

PH7 : PH7
bits : 7 - 7 (1 bit)
access : read-write


OD

PH Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0OD PH1OD PH2OD PH3OD PH4OD PH5OD PH6OD PH7OD

PH0OD : PH0OD
bits : 0 - 0 (1 bit)
access : read-write

PH1OD : PH1OD
bits : 1 - 1 (1 bit)
access : read-write

PH2OD : PH2OD
bits : 2 - 2 (1 bit)
access : read-write

PH3OD : PH3OD
bits : 3 - 3 (1 bit)
access : read-write

PH4OD : PH4OD
bits : 4 - 4 (1 bit)
access : read-write

PH5OD : PH5OD
bits : 5 - 5 (1 bit)
access : read-write

PH6OD : PH6OD
bits : 6 - 6 (1 bit)
access : read-write

PH7OD : PH7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

PH Pull-Up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0UP PH1UP PH2UP PH3UP PH4UP PH5UP PH6UP PH7UP

PH0UP : PH0UP
bits : 0 - 0 (1 bit)
access : read-write

PH1UP : PH1UP
bits : 1 - 1 (1 bit)
access : read-write

PH2UP : PH2UP
bits : 2 - 2 (1 bit)
access : read-write

PH3UP : PH3UP
bits : 3 - 3 (1 bit)
access : read-write

PH4UP : PH4UP
bits : 4 - 4 (1 bit)
access : read-write

PH5UP : PH5UP
bits : 5 - 5 (1 bit)
access : read-write

PH6UP : PH6UP
bits : 6 - 6 (1 bit)
access : read-write

PH7UP : PH7UP
bits : 7 - 7 (1 bit)
access : read-write


PDN

PH Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0DN PH1DN PH2DN PH3DN PH4DN PH5DN PH6DN PH7DN

PH0DN : PH0DN
bits : 0 - 0 (1 bit)
access : read-write

PH1DN : PH1DN
bits : 1 - 1 (1 bit)
access : read-write

PH2DN : PH2DN
bits : 2 - 2 (1 bit)
access : read-write

PH3DN : PH3DN
bits : 3 - 3 (1 bit)
access : read-write

PH4DN : PH4DN
bits : 4 - 4 (1 bit)
access : read-write

PH5DN : PH5DN
bits : 5 - 5 (1 bit)
access : read-write

PH6DN : PH6DN
bits : 6 - 6 (1 bit)
access : read-write

PH7DN : PH7DN
bits : 7 - 7 (1 bit)
access : read-write


IE

PH Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0IE PH1IE PH2IE PH3IE PH4IE PH5IE PH6IE PH7IE

PH0IE : PH0IE
bits : 0 - 0 (1 bit)
access : read-write

PH1IE : PH1IE
bits : 1 - 1 (1 bit)
access : read-write

PH2IE : PH2IE
bits : 2 - 2 (1 bit)
access : read-write

PH3IE : PH3IE
bits : 3 - 3 (1 bit)
access : read-write

PH4IE : PH4IE
bits : 4 - 4 (1 bit)
access : read-write

PH5IE : PH5IE
bits : 5 - 5 (1 bit)
access : read-write

PH6IE : PH6IE
bits : 6 - 6 (1 bit)
access : read-write

PH7IE : PH7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

PH Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0C PH1C PH2C PH3C PH4C PH5C PH6C PH7C

PH0C : PH0C
bits : 0 - 0 (1 bit)
access : read-write

PH1C : PH1C
bits : 1 - 1 (1 bit)
access : read-write

PH2C : PH2C
bits : 2 - 2 (1 bit)
access : read-write

PH3C : PH3C
bits : 3 - 3 (1 bit)
access : read-write

PH4C : PH4C
bits : 4 - 4 (1 bit)
access : read-write

PH5C : PH5C
bits : 5 - 5 (1 bit)
access : read-write

PH6C : PH6C
bits : 6 - 6 (1 bit)
access : read-write

PH7C : PH7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

PH Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PH0F1 PH1F1 PH2F1

PH0F1 : PH0F1
bits : 0 - 0 (1 bit)
access : read-write

PH1F1 : PH1F1
bits : 1 - 1 (1 bit)
access : read-write

PH2F1 : PH2F1
bits : 2 - 2 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.