\n

PR

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x10 byte (0x0)
mem_usage : registers
protection :

address_offset : 0x10 Bytes (0x0)
size : 0x18 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x28 Bytes (0x0)
size : 0xC byte (0x0)
mem_usage : registers
protection :

address_offset : 0x34 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : reserved
protection :

address_offset : 0x38 Bytes (0x0)
size : 0x4 byte (0x0)
mem_usage : registers
protection :

Registers

DATA

OD

PUP

PDN

IE

CR

FR1

FR2


DATA

PR Data Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DATA DATA read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PR0 PR1 PR2 PR3 PR4 PR5 PR6 PR7

PR0 : PR0
bits : 0 - 0 (1 bit)
access : read-write

PR1 : PR1
bits : 1 - 1 (1 bit)
access : read-write

PR2 : PR2
bits : 2 - 2 (1 bit)
access : read-write

PR3 : PR3
bits : 3 - 3 (1 bit)
access : read-write

PR4 : PR4
bits : 4 - 4 (1 bit)
access : read-write

PR5 : PR5
bits : 5 - 5 (1 bit)
access : read-write

PR6 : PR6
bits : 6 - 6 (1 bit)
access : read-write

PR7 : PR7
bits : 7 - 7 (1 bit)
access : read-write


OD

PR Open Drain Control Register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OD OD read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PQ0OD PQ1OD PQ2OD PQ3OD PQ4OD PQ5OD PQ6OD PQ7OD

PQ0OD : PQ0OD
bits : 0 - 0 (1 bit)
access : read-write

PQ1OD : PQ1OD
bits : 1 - 1 (1 bit)
access : read-write

PQ2OD : PQ2OD
bits : 2 - 2 (1 bit)
access : read-write

PQ3OD : PQ3OD
bits : 3 - 3 (1 bit)
access : read-write

PQ4OD : PQ4OD
bits : 4 - 4 (1 bit)
access : read-write

PQ5OD : PQ5OD
bits : 5 - 5 (1 bit)
access : read-write

PQ6OD : PQ6OD
bits : 6 - 6 (1 bit)
access : read-write

PQ7OD : PQ7OD
bits : 7 - 7 (1 bit)
access : read-write


PUP

PR Pull-Up Control Register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PUP PUP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PQ0UP PQ1UP PQ2UP PQ3UP PQ4UP PQ5UP PQ6UP PQ7UP

PQ0UP : PQ0UP
bits : 0 - 0 (1 bit)
access : read-write

PQ1UP : PQ1UP
bits : 1 - 1 (1 bit)
access : read-write

PQ2UP : PQ2UP
bits : 2 - 2 (1 bit)
access : read-write

PQ3UP : PQ3UP
bits : 3 - 3 (1 bit)
access : read-write

PQ4UP : PQ4UP
bits : 4 - 4 (1 bit)
access : read-write

PQ5UP : PQ5UP
bits : 5 - 5 (1 bit)
access : read-write

PQ6UP : PQ6UP
bits : 6 - 6 (1 bit)
access : read-write

PQ7UP : PQ7UP
bits : 7 - 7 (1 bit)
access : read-write


PDN

PR Pull-Down Control Register
address_offset : 0x30 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PDN PDN read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PQ0DN PQ1DN PQ2DN PQ3DN PQ4DN PQ5DN PQ6DN PQ7DN

PQ0DN : PQ0DN
bits : 0 - 0 (1 bit)
access : read-write

PQ1DN : PQ1DN
bits : 1 - 1 (1 bit)
access : read-write

PQ2DN : PQ2DN
bits : 2 - 2 (1 bit)
access : read-write

PQ3DN : PQ3DN
bits : 3 - 3 (1 bit)
access : read-write

PQ4DN : PQ4DN
bits : 4 - 4 (1 bit)
access : read-write

PQ5DN : PQ5DN
bits : 5 - 5 (1 bit)
access : read-write

PQ6DN : PQ6DN
bits : 6 - 6 (1 bit)
access : read-write

PQ7DN : PQ7DN
bits : 7 - 7 (1 bit)
access : read-write


IE

PR Input Enable Control Register
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PQ0IE PQ1IE PQ2IE PQ3IE PQ4IE PQ5IE PQ6IE PQ7IE

PQ0IE : PQ0IE
bits : 0 - 0 (1 bit)
access : read-write

PQ1IE : PQ1IE
bits : 1 - 1 (1 bit)
access : read-write

PQ2IE : PQ2IE
bits : 2 - 2 (1 bit)
access : read-write

PQ3IE : PQ3IE
bits : 3 - 3 (1 bit)
access : read-write

PQ4IE : PQ4IE
bits : 4 - 4 (1 bit)
access : read-write

PQ5IE : PQ5IE
bits : 5 - 5 (1 bit)
access : read-write

PQ6IE : PQ6IE
bits : 6 - 6 (1 bit)
access : read-write

PQ7IE : PQ7IE
bits : 7 - 7 (1 bit)
access : read-write


CR

PR Control Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PR0C PR1C PR2C PR3C PR4C PR5C PR6C PR7C

PR0C : PR0C
bits : 0 - 0 (1 bit)
access : read-write

PR1C : PR1C
bits : 1 - 1 (1 bit)
access : read-write

PR2C : PR2C
bits : 2 - 2 (1 bit)
access : read-write

PR3C : PR3C
bits : 3 - 3 (1 bit)
access : read-write

PR4C : PR4C
bits : 4 - 4 (1 bit)
access : read-write

PR5C : PR5C
bits : 5 - 5 (1 bit)
access : read-write

PR6C : PR6C
bits : 6 - 6 (1 bit)
access : read-write

PR7C : PR7C
bits : 7 - 7 (1 bit)
access : read-write


FR1

PR Function Register 1
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR1 FR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PR0F1 PR1F1 PR2F1 PR3F1 PR4F1 PR5F1 PR6F1 PR7F1

PR0F1 : PR0F1
bits : 0 - 0 (1 bit)
access : read-write

PR1F1 : PR1F1
bits : 1 - 1 (1 bit)
access : read-write

PR2F1 : PR2F1
bits : 2 - 2 (1 bit)
access : read-write

PR3F1 : PR3F1
bits : 3 - 3 (1 bit)
access : read-write

PR4F1 : PR4F1
bits : 4 - 4 (1 bit)
access : read-write

PR5F1 : PR5F1
bits : 5 - 5 (1 bit)
access : read-write

PR6F1 : PR6F1
bits : 6 - 6 (1 bit)
access : read-write

PR7F1 : PR7F1
bits : 7 - 7 (1 bit)
access : read-write


FR2

PR Function Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

FR2 FR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PR4F2 PR5F2

PR4F2 : PR4F2
bits : 4 - 4 (1 bit)
access : read-write

PR5F2 : PR5F2
bits : 5 - 5 (1 bit)
access : read-write



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.