\n

LVD

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x1 byte (0x0)
mem_usage : registers
protection :

Registers

CR


CR

LVD Control register
address_offset : 0x0 Bytes (0x0)
size : 8 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR CR read-write 0 1 2 3 4 5 6 7 Resets to 0 0 0 0 0 0 0 0 EN OUTEN SEL LVL ST

EN : EN
bits : 0 - 0 (1 bit)
access : read-write

OUTEN : OUTEN
bits : 1 - 1 (1 bit)
access : read-write

SEL : SEL
bits : 2 - 2 (1 bit)
access : read-write

LVL : LVL
bits : 4 - 6 (3 bit)
access : read-write

ST : ST
bits : 7 - 7 (1 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.