\n

I2C

Peripheral Memory Blocks

address_offset : 0x0 Bytes (0x0)
size : 0x28 byte (0x0)
mem_usage : registers
protection :

Registers

CR1

PRS

IE

ST

OP

PM

AR2

DBR

AR

CR2

SR


CR1

I2C Control Register 1
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

CR1 CR1 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCK NOACK ACK BC

SCK : SCK
bits : 0 - 2 (3 bit)
access : read-write

NOACK : NOACK
bits : 3 - 3 (1 bit)
access : read-write

ACK : ACK
bits : 4 - 4 (1 bit)
access : read-write

BC : BC
bits : 5 - 7 (3 bit)
access : read-write


PRS

Prescaler clock setting Register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

PRS PRS read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PRSCK

PRSCK : PRSCK
bits : 0 - 4 (5 bit)
access : read-write


IE

Interrupt Enable Register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

IE IE read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 INTI2C INTI2CAL INTI2CBF INTNACK DMARI2CRX DMARI2CTX SELPINCD

INTI2C : INTI2C
bits : 0 - 0 (1 bit)
access : read-write

INTI2CAL : INTI2CAL
bits : 1 - 1 (1 bit)
access : read-write

INTI2CBF : INTI2CBF
bits : 2 - 2 (1 bit)
access : read-write

INTNACK : INTNACK
bits : 3 - 3 (1 bit)
access : read-write

DMARI2CRX : DMARI2CRX
bits : 4 - 4 (1 bit)
access : read-write

DMARI2CTX : DMARI2CTX
bits : 5 - 5 (1 bit)
access : read-write

SELPINCD : SELPINCD
bits : 6 - 6 (1 bit)
access : read-write


ST

Interrupt Register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

ST ST read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 I2C I2CAL I2CBF NACK

I2C : I2C
bits : 0 - 0 (1 bit)
access : read-write

I2CAL : I2CAL
bits : 1 - 1 (1 bit)
access : read-write

I2CBF : I2CBF
bits : 2 - 2 (1 bit)
access : read-write

NACK : NACK
bits : 3 - 3 (1 bit)
access : read-write


OP

Optional Function register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

OP OP read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MFACK SREN GCDI RSTA NFSEL SAST SA2ST DISAL

MFACK : MFACK
bits : 0 - 0 (1 bit)
access : read-write

SREN : SREN
bits : 1 - 1 (1 bit)
access : read-write

GCDI : GCDI
bits : 2 - 2 (1 bit)
access : read-write

RSTA : RSTA
bits : 3 - 3 (1 bit)
access : read-write

NFSEL : NFSEL
bits : 4 - 4 (1 bit)
access : read-write

SAST : SAST
bits : 5 - 5 (1 bit)
access : read-only

SA2ST : SA2ST
bits : 6 - 6 (1 bit)
access : read-only

DISAL : DISAL
bits : 7 - 7 (1 bit)
access : read-write


PM

Bus Monitor register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

PM PM read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SCL SDA

SCL : SCL
bits : 0 - 0 (1 bit)
access : read-only

SDA : SDA
bits : 1 - 1 (1 bit)
access : read-only


AR2

Second Slave address register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AR2 AR2 read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SA2EN SA2

SA2EN : SA2EN
bits : 0 - 0 (1 bit)
access : read-write

SA2 : SA2
bits : 1 - 7 (7 bit)
access : read-write


DBR

Data Buffer Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

DBR DBR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DB

DB : DB
bits : 0 - 7 (8 bit)
access : read-write


AR

Bus address Register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0

AR AR read-write 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ALS SA

ALS : ALS
bits : 0 - 0 (1 bit)
access : read-write

SA : SA
bits : 1 - 7 (7 bit)
access : read-write


CR2

Control Register 2
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : write-only
reset_value : 0x0
reset_Mask : 0x0

CR2 CR2 write-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SWRES I2CM PIN BB TRX MST

SWRES : SWRES
bits : 0 - 1 (2 bit)
access : write-only

I2CM : I2CM
bits : 3 - 3 (1 bit)
access : write-only

PIN : PIN
bits : 4 - 4 (1 bit)
access : write-only

BB : BB
bits : 5 - 5 (1 bit)
access : write-only

TRX : TRX
bits : 6 - 6 (1 bit)
access : write-only

MST : MST
bits : 7 - 7 (1 bit)
access : write-only


SR

Status Register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0

SR SR read-only 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Resets to Resets to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LRB AD0 AAS AL PIN BB TRX MST

LRB : LRB
bits : 0 - 0 (1 bit)
access : read-only

AD0 : AD0
bits : 1 - 1 (1 bit)
access : read-only

AAS : AAS
bits : 2 - 2 (1 bit)
access : read-only

AL : AL
bits : 3 - 3 (1 bit)
access : read-only

PIN : PIN
bits : 4 - 4 (1 bit)
access : read-only

BB : BB
bits : 5 - 5 (1 bit)
access : read-only

TRX : TRX
bits : 6 - 6 (1 bit)
access : read-only

MST : MST
bits : 7 - 7 (1 bit)
access : read-only



Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.