\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
Interrupt mask register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MR0 : Interrupt Mask on line 0
bits : 0 - 0 (1 bit)
MR1 : Interrupt Mask on line 1
bits : 1 - 1 (1 bit)
MR2 : Interrupt Mask on line 2
bits : 2 - 2 (1 bit)
MR3 : Interrupt Mask on line 3
bits : 3 - 3 (1 bit)
MR4 : Interrupt Mask on line 4
bits : 4 - 4 (1 bit)
MR5 : Interrupt Mask on line 5
bits : 5 - 5 (1 bit)
MR6 : Interrupt Mask on line 6
bits : 6 - 6 (1 bit)
MR7 : Interrupt Mask on line 7
bits : 7 - 7 (1 bit)
MR8 : Interrupt Mask on line 8
bits : 8 - 8 (1 bit)
MR9 : Interrupt Mask on line 9
bits : 9 - 9 (1 bit)
MR10 : Interrupt Mask on line 10
bits : 10 - 10 (1 bit)
MR11 : Interrupt Mask on line 11
bits : 11 - 11 (1 bit)
MR12 : Interrupt Mask on line 12
bits : 12 - 12 (1 bit)
MR13 : Interrupt Mask on line 13
bits : 13 - 13 (1 bit)
MR14 : Interrupt Mask on line 14
bits : 14 - 14 (1 bit)
MR15 : Interrupt Mask on line 15
bits : 15 - 15 (1 bit)
MR16 : Interrupt Mask on line 16
bits : 16 - 16 (1 bit)
MR17 : Interrupt Mask on line 17
bits : 17 - 17 (1 bit)
MR18 : Interrupt Mask on line 18
bits : 18 - 18 (1 bit)
MR19 : Interrupt Mask on line 19
bits : 19 - 19 (1 bit)
MR20 : Interrupt Mask on line 20
bits : 20 - 20 (1 bit)
MR21 : Interrupt Mask on line 21
bits : 21 - 21 (1 bit)
MR22 : Interrupt Mask on line 22
bits : 22 - 22 (1 bit)
MR23 : Interrupt Mask on line 23
bits : 23 - 23 (1 bit)
MR24 : Interrupt Mask on line 24
bits : 24 - 24 (1 bit)
MR25 : Interrupt Mask on line 25
bits : 25 - 25 (1 bit)
MR26 : Interrupt Mask on line 26
bits : 26 - 26 (1 bit)
MR27 : Interrupt Mask on line 27
bits : 27 - 27 (1 bit)
MR28 : Interrupt Mask on line 28
bits : 28 - 28 (1 bit)
MR29 : Interrupt Mask on line 29
bits : 29 - 29 (1 bit)
MR30 : Interrupt Mask on line 30
bits : 30 - 30 (1 bit)
MR31 : Interrupt Mask on line 31
bits : 31 - 31 (1 bit)
Software interrupt event register
address_offset : 0x10 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SWIER0 : Software Interrupt on line 0
bits : 0 - 0 (1 bit)
SWIER1 : Software Interrupt on line 1
bits : 1 - 1 (1 bit)
SWIER2 : Software Interrupt on line 2
bits : 2 - 2 (1 bit)
SWIER3 : Software Interrupt on line 3
bits : 3 - 3 (1 bit)
SWIER4 : Software Interrupt on line 4
bits : 4 - 4 (1 bit)
SWIER5 : Software Interrupt on line 5
bits : 5 - 5 (1 bit)
SWIER6 : Software Interrupt on line 6
bits : 6 - 6 (1 bit)
SWIER7 : Software Interrupt on line 7
bits : 7 - 7 (1 bit)
SWIER8 : Software Interrupt on line 8
bits : 8 - 8 (1 bit)
SWIER9 : Software Interrupt on line 9
bits : 9 - 9 (1 bit)
SWIER10 : Software Interrupt on line 10
bits : 10 - 10 (1 bit)
SWIER11 : Software Interrupt on line 11
bits : 11 - 11 (1 bit)
SWIER12 : Software Interrupt on line 12
bits : 12 - 12 (1 bit)
SWIER13 : Software Interrupt on line 13
bits : 13 - 13 (1 bit)
SWIER14 : Software Interrupt on line 14
bits : 14 - 14 (1 bit)
SWIER15 : Software Interrupt on line 15
bits : 15 - 15 (1 bit)
SWIER16 : Software Interrupt on line 16
bits : 16 - 16 (1 bit)
SWIER17 : Software Interrupt on line 17
bits : 17 - 17 (1 bit)
SWIER18 : Software Interrupt on line 18
bits : 18 - 18 (1 bit)
SWIER19 : Software Interrupt on line 19
bits : 19 - 19 (1 bit)
SWIER20 : Software Interrupt on line 20
bits : 20 - 20 (1 bit)
SWIER21 : Software Interrupt on line 21
bits : 21 - 21 (1 bit)
SWIER22 : Software Interrupt on line 22
bits : 22 - 22 (1 bit)
SWIER29 : Software Interrupt on line 29
bits : 29 - 29 (1 bit)
SWIER30 : Software Interrupt on line 309
bits : 30 - 30 (1 bit)
SWIER31 : Software Interrupt on line 319
bits : 31 - 31 (1 bit)
Pending register
address_offset : 0x14 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PR0 : Pending bit 0
bits : 0 - 0 (1 bit)
PR1 : Pending bit 1
bits : 1 - 1 (1 bit)
PR2 : Pending bit 2
bits : 2 - 2 (1 bit)
PR3 : Pending bit 3
bits : 3 - 3 (1 bit)
PR4 : Pending bit 4
bits : 4 - 4 (1 bit)
PR5 : Pending bit 5
bits : 5 - 5 (1 bit)
PR6 : Pending bit 6
bits : 6 - 6 (1 bit)
PR7 : Pending bit 7
bits : 7 - 7 (1 bit)
PR8 : Pending bit 8
bits : 8 - 8 (1 bit)
PR9 : Pending bit 9
bits : 9 - 9 (1 bit)
PR10 : Pending bit 10
bits : 10 - 10 (1 bit)
PR11 : Pending bit 11
bits : 11 - 11 (1 bit)
PR12 : Pending bit 12
bits : 12 - 12 (1 bit)
PR13 : Pending bit 13
bits : 13 - 13 (1 bit)
PR14 : Pending bit 14
bits : 14 - 14 (1 bit)
PR15 : Pending bit 15
bits : 15 - 15 (1 bit)
PR16 : Pending bit 16
bits : 16 - 16 (1 bit)
PR17 : Pending bit 17
bits : 17 - 17 (1 bit)
PR18 : Pending bit 18
bits : 18 - 18 (1 bit)
PR19 : Pending bit 19
bits : 19 - 19 (1 bit)
PR20 : Pending bit 20
bits : 20 - 20 (1 bit)
PR21 : Pending bit 21
bits : 21 - 21 (1 bit)
PR22 : Pending bit 22
bits : 22 - 22 (1 bit)
PR29 : Pending bit 29
bits : 29 - 29 (1 bit)
PR30 : Pending bit 30
bits : 30 - 30 (1 bit)
PR31 : Pending bit 31
bits : 31 - 31 (1 bit)
Interrupt mask register
address_offset : 0x18 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MR32 : Interrupt Mask on external/internal line 32
bits : 0 - 0 (1 bit)
MR33 : Interrupt Mask on external/internal line 33
bits : 1 - 1 (1 bit)
MR34 : Interrupt Mask on external/internal line 34
bits : 2 - 2 (1 bit)
MR35 : Interrupt Mask on external/internal line 35
bits : 3 - 3 (1 bit)
Event mask register
address_offset : 0x1C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MR32 : Event mask on external/internal line 32
bits : 0 - 0 (1 bit)
MR33 : Event mask on external/internal line 33
bits : 1 - 1 (1 bit)
MR34 : Event mask on external/internal line 34
bits : 2 - 2 (1 bit)
MR35 : Event mask on external/internal line 35
bits : 3 - 3 (1 bit)
Rising Trigger selection register
address_offset : 0x20 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TR32 : Rising trigger event configuration bit of line 32
bits : 0 - 0 (1 bit)
TR33 : Rising trigger event configuration bit of line 33
bits : 1 - 1 (1 bit)
Falling Trigger selection register
address_offset : 0x24 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TR32 : Falling trigger event configuration bit of line 32
bits : 0 - 0 (1 bit)
TR33 : Falling trigger event configuration bit of line 33
bits : 1 - 1 (1 bit)
Software interrupt event register
address_offset : 0x28 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
SWIER32 : Software interrupt on line 32
bits : 0 - 0 (1 bit)
SWIER33 : Software interrupt on line 33
bits : 1 - 1 (1 bit)
Pending register
address_offset : 0x2C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
PR32 : Pending bit on line 32
bits : 0 - 0 (1 bit)
PR33 : Pending bit on line 33
bits : 1 - 1 (1 bit)
Event mask register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
MR0 : Event Mask on line 0
bits : 0 - 0 (1 bit)
MR1 : Event Mask on line 1
bits : 1 - 1 (1 bit)
MR2 : Event Mask on line 2
bits : 2 - 2 (1 bit)
MR3 : Event Mask on line 3
bits : 3 - 3 (1 bit)
MR4 : Event Mask on line 4
bits : 4 - 4 (1 bit)
MR5 : Event Mask on line 5
bits : 5 - 5 (1 bit)
MR6 : Event Mask on line 6
bits : 6 - 6 (1 bit)
MR7 : Event Mask on line 7
bits : 7 - 7 (1 bit)
MR8 : Event Mask on line 8
bits : 8 - 8 (1 bit)
MR9 : Event Mask on line 9
bits : 9 - 9 (1 bit)
MR10 : Event Mask on line 10
bits : 10 - 10 (1 bit)
MR11 : Event Mask on line 11
bits : 11 - 11 (1 bit)
MR12 : Event Mask on line 12
bits : 12 - 12 (1 bit)
MR13 : Event Mask on line 13
bits : 13 - 13 (1 bit)
MR14 : Event Mask on line 14
bits : 14 - 14 (1 bit)
MR15 : Event Mask on line 15
bits : 15 - 15 (1 bit)
MR16 : Event Mask on line 16
bits : 16 - 16 (1 bit)
MR17 : Event Mask on line 17
bits : 17 - 17 (1 bit)
MR18 : Event Mask on line 18
bits : 18 - 18 (1 bit)
MR19 : Event Mask on line 19
bits : 19 - 19 (1 bit)
MR20 : Event Mask on line 20
bits : 20 - 20 (1 bit)
MR21 : Event Mask on line 21
bits : 21 - 21 (1 bit)
MR22 : Event Mask on line 22
bits : 22 - 22 (1 bit)
MR23 : Event Mask on line 23
bits : 23 - 23 (1 bit)
MR24 : Event Mask on line 24
bits : 24 - 24 (1 bit)
MR25 : Event Mask on line 25
bits : 25 - 25 (1 bit)
MR26 : Event Mask on line 26
bits : 26 - 26 (1 bit)
MR27 : Event Mask on line 27
bits : 27 - 27 (1 bit)
MR28 : Event Mask on line 28
bits : 28 - 28 (1 bit)
MR29 : Event Mask on line 29
bits : 29 - 29 (1 bit)
MR30 : Event Mask on line 30
bits : 30 - 30 (1 bit)
MR31 : Event Mask on line 31
bits : 31 - 31 (1 bit)
Rising Trigger selection register
address_offset : 0x8 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TR0 : Rising trigger event configuration of line 0
bits : 0 - 0 (1 bit)
TR1 : Rising trigger event configuration of line 1
bits : 1 - 1 (1 bit)
TR2 : Rising trigger event configuration of line 2
bits : 2 - 2 (1 bit)
TR3 : Rising trigger event configuration of line 3
bits : 3 - 3 (1 bit)
TR4 : Rising trigger event configuration of line 4
bits : 4 - 4 (1 bit)
TR5 : Rising trigger event configuration of line 5
bits : 5 - 5 (1 bit)
TR6 : Rising trigger event configuration of line 6
bits : 6 - 6 (1 bit)
TR7 : Rising trigger event configuration of line 7
bits : 7 - 7 (1 bit)
TR8 : Rising trigger event configuration of line 8
bits : 8 - 8 (1 bit)
TR9 : Rising trigger event configuration of line 9
bits : 9 - 9 (1 bit)
TR10 : Rising trigger event configuration of line 10
bits : 10 - 10 (1 bit)
TR11 : Rising trigger event configuration of line 11
bits : 11 - 11 (1 bit)
TR12 : Rising trigger event configuration of line 12
bits : 12 - 12 (1 bit)
TR13 : Rising trigger event configuration of line 13
bits : 13 - 13 (1 bit)
TR14 : Rising trigger event configuration of line 14
bits : 14 - 14 (1 bit)
TR15 : Rising trigger event configuration of line 15
bits : 15 - 15 (1 bit)
TR16 : Rising trigger event configuration of line 16
bits : 16 - 16 (1 bit)
TR17 : Rising trigger event configuration of line 17
bits : 17 - 17 (1 bit)
TR18 : Rising trigger event configuration of line 18
bits : 18 - 18 (1 bit)
TR19 : Rising trigger event configuration of line 19
bits : 19 - 19 (1 bit)
TR20 : Rising trigger event configuration of line 20
bits : 20 - 20 (1 bit)
TR21 : Rising trigger event configuration of line 21
bits : 21 - 21 (1 bit)
TR22 : Rising trigger event configuration of line 22
bits : 22 - 22 (1 bit)
TR29 : Rising trigger event configuration of line 29
bits : 29 - 29 (1 bit)
TR30 : Rising trigger event configuration of line 30
bits : 30 - 30 (1 bit)
TR31 : Rising trigger event configuration of line 31
bits : 31 - 31 (1 bit)
Falling Trigger selection register
address_offset : 0xC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
TR0 : Falling trigger event configuration of line 0
bits : 0 - 0 (1 bit)
TR1 : Falling trigger event configuration of line 1
bits : 1 - 1 (1 bit)
TR2 : Falling trigger event configuration of line 2
bits : 2 - 2 (1 bit)
TR3 : Falling trigger event configuration of line 3
bits : 3 - 3 (1 bit)
TR4 : Falling trigger event configuration of line 4
bits : 4 - 4 (1 bit)
TR5 : Falling trigger event configuration of line 5
bits : 5 - 5 (1 bit)
TR6 : Falling trigger event configuration of line 6
bits : 6 - 6 (1 bit)
TR7 : Falling trigger event configuration of line 7
bits : 7 - 7 (1 bit)
TR8 : Falling trigger event configuration of line 8
bits : 8 - 8 (1 bit)
TR9 : Falling trigger event configuration of line 9
bits : 9 - 9 (1 bit)
TR10 : Falling trigger event configuration of line 10
bits : 10 - 10 (1 bit)
TR11 : Falling trigger event configuration of line 11
bits : 11 - 11 (1 bit)
TR12 : Falling trigger event configuration of line 12
bits : 12 - 12 (1 bit)
TR13 : Falling trigger event configuration of line 13
bits : 13 - 13 (1 bit)
TR14 : Falling trigger event configuration of line 14
bits : 14 - 14 (1 bit)
TR15 : Falling trigger event configuration of line 15
bits : 15 - 15 (1 bit)
TR16 : Falling trigger event configuration of line 16
bits : 16 - 16 (1 bit)
TR17 : Falling trigger event configuration of line 17
bits : 17 - 17 (1 bit)
TR18 : Falling trigger event configuration of line 18
bits : 18 - 18 (1 bit)
TR19 : Falling trigger event configuration of line 19
bits : 19 - 19 (1 bit)
TR20 : Falling trigger event configuration of line 20
bits : 20 - 20 (1 bit)
TR21 : Falling trigger event configuration of line 21
bits : 21 - 21 (1 bit)
TR22 : Falling trigger event configuration of line 22
bits : 22 - 22 (1 bit)
TR29 : Falling trigger event configuration of line 29
bits : 29 - 29 (1 bit)
TR30 : Falling trigger event configuration of line 30.
bits : 30 - 30 (1 bit)
TR31 : Falling trigger event configuration of line 31
bits : 31 - 31 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.