\n
address_offset : 0x0 Bytes (0x0)
size : 0x200 byte (0x0)
mem_usage : registers
protection :
Coprocessor Access Control Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
CP0 : Access privileges for coprocessor 0
bits : 0 - 0 (1 bit)
CP1 : Access privileges for coprocessor 1
bits : 2 - 2 (1 bit)
CP2 : Access privileges for coprocessor 2
bits : 4 - 4 (1 bit)
CP3 : Access privileges for coprocessor 3
bits : 6 - 6 (1 bit)
CP4 : Access privileges for coprocessor 4
bits : 8 - 8 (1 bit)
CP5 : Access privileges for coprocessor 5
bits : 10 - 10 (1 bit)
CP6 : Access privileges for coprocessor 6
bits : 12 - 13 (2 bit)
CP7 : Access privileges for coprocessor 7
bits : 14 - 14 (1 bit)
CP10 : Access privileges for coprocessor 10
bits : 20 - 20 (1 bit)
CP11 : Access privileges for coprocessor 11
bits : 22 - 22 (1 bit)
FP Context Control Register
address_offset : 0x1AC Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
LSPACT : LSPACT
bits : 0 - 0 (1 bit)
USER : USER
bits : 1 - 1 (1 bit)
THREAD : THREAD
bits : 3 - 3 (1 bit)
HFRDY : HFRDY
bits : 4 - 4 (1 bit)
MMRDY : MMRDY
bits : 5 - 5 (1 bit)
BFRDY : BFRDY
bits : 6 - 6 (1 bit)
MONRDY : MONRDY
bits : 8 - 8 (1 bit)
LSPEN : LSPEN
bits : 30 - 30 (1 bit)
ASPEN : ASPEN
bits : 31 - 31 (1 bit)
FP Context Address Register
address_offset : 0x1B0 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
ADDRESS : ADDRESS
bits : 3 - 31 (29 bit)
FP Default Status Control Register
address_offset : 0x1B4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
RMode : RMode
bits : 22 - 23 (2 bit)
FZ : FZ
bits : 24 - 24 (1 bit)
DN : DN
bits : 25 - 25 (1 bit)
AHP : AHP
bits : 26 - 26 (1 bit)
Media and VFP Feature Register 0
address_offset : 0x1B8 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
A_SIMD : A_SIMD registers
bits : 0 - 3 (4 bit)
Single_precision : Single_precision
bits : 4 - 7 (4 bit)
Double_precision : Double_precision
bits : 8 - 11 (4 bit)
FP_exception_trapping : FP exception trapping
bits : 12 - 15 (4 bit)
Divide : Divide
bits : 16 - 19 (4 bit)
Square_root : Square root
bits : 20 - 23 (4 bit)
Short_vectors : Short vectors
bits : 24 - 27 (4 bit)
FP_rounding_modes : FP rounding modes
bits : 28 - 31 (4 bit)
Media and VFP Feature Register 1
address_offset : 0x1BC Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
FtZ_mode : FtZ mode
bits : 0 - 3 (4 bit)
D_NaN_mode : D_NaN mode
bits : 4 - 7 (4 bit)
FP_HPFP : FP HPFP
bits : 24 - 27 (4 bit)
FP_fused_MAC : FP fused MAC
bits : 28 - 31 (4 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.