\n
address_offset : 0x0 Bytes (0x0)
size : 0x400 byte (0x0)
mem_usage : registers
protection :
DBGMCU Identity Code Register
address_offset : 0x0 Bytes (0x0)
size : 32 bit
access : read-only
reset_value : 0x0
reset_Mask : 0x0
DEV_ID : Device ID
bits : 0 - 11 (12 bit)
REV_ID : Revision
bits : 16 - 31 (16 bit)
DBGMCU APB3 peripheral freeze register CPU1
address_offset : 0x34 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WWDG1 : WWDG1 stop in debug
bits : 6 - 6 (1 bit)
DBGMCU APB3 peripheral freeze register CPU2
address_offset : 0x38 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
WWDG1 : WWDG1 stop in debug
bits : 6 - 6 (1 bit)
DBGMCU APB1L peripheral freeze register
address_offset : 0x3C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_TIM2 : TIM2 stop in debug
bits : 0 - 0 (1 bit)
DBG_TIM3 : TIM3 stop in debug
bits : 1 - 1 (1 bit)
DBG_TIM4 : TIM4 stop in debug
bits : 2 - 2 (1 bit)
DBG_TIM5 : TIM5 stop in debug
bits : 3 - 3 (1 bit)
DBG_TIM6 : TIM6 stop in debug
bits : 4 - 4 (1 bit)
DBG_TIM7 : TIM7 stop in debug
bits : 5 - 5 (1 bit)
DBG_TIM12 : TIM12 stop in debug
bits : 6 - 6 (1 bit)
DBG_TIM13 : TIM13 stop in debug
bits : 7 - 7 (1 bit)
DBG_TIM14 : TIM14 stop in debug
bits : 8 - 8 (1 bit)
DBG_LPTIM1 : LPTIM1 stop in debug
bits : 9 - 9 (1 bit)
DBG_WWDG2 : WWDG2 stop in debug
bits : 11 - 11 (1 bit)
DBG_I2C1 : I2C1 SMBUS timeout stop in debug
bits : 21 - 21 (1 bit)
DBG_I2C2 : I2C2 SMBUS timeout stop in debug
bits : 22 - 22 (1 bit)
DBG_I2C3 : I2C3 SMBUS timeout stop in debug
bits : 23 - 23 (1 bit)
DBGMCU Configuration Register
address_offset : 0x4 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBGSLPD1 : Allow D1 domain debug in Sleep mode
bits : 0 - 0 (1 bit)
DBGSTPD1 : Allow D1 domain debug in Stop mode
bits : 1 - 1 (1 bit)
DBGSTBD1 : Allow D1 domain debug in Standby mode
bits : 2 - 2 (1 bit)
DBGSLPD2 : Allow D2 domain debug in Sleep mode
bits : 3 - 3 (1 bit)
DBGSTPD2 : Allow D2 domain debug in Stop mode
bits : 4 - 4 (1 bit)
DBGSTBD2 : Allow D2 domain debug in Standby mode
bits : 5 - 5 (1 bit)
DBGSTPD3 : Allow debug in D3 Stop mode
bits : 7 - 7 (1 bit)
DBGSTBD3 : Allow debug in D3 Standby mode
bits : 8 - 8 (1 bit)
TRACECLKEN : Trace port clock enable
bits : 20 - 20 (1 bit)
D1DBGCKEN : D1 debug clock enable
bits : 21 - 21 (1 bit)
D3DBGCKEN : D3 debug clock enable
bits : 22 - 22 (1 bit)
TRGOEN : External trigger output enable
bits : 28 - 28 (1 bit)
DBGMCU APB1L peripheral freeze register CPU2
address_offset : 0x40 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_TIM2 : TIM2 stop in debug
bits : 0 - 0 (1 bit)
DBG_TIM3 : TIM3 stop in debug
bits : 1 - 1 (1 bit)
DBG_TIM4 : TIM4 stop in debug
bits : 2 - 2 (1 bit)
DBG_TIM5 : TIM5 stop in debug
bits : 3 - 3 (1 bit)
DBG_TIM6 : TIM6 stop in debug
bits : 4 - 4 (1 bit)
DBG_TIM7 : TIM4 stop in debug
bits : 5 - 5 (1 bit)
DBG_TIM12 : TIM12 stop in debug
bits : 6 - 6 (1 bit)
DBG_TIM13 : TIM13 stop in debug
bits : 7 - 7 (1 bit)
DBG_TIM14 : TIM14 stop in debug
bits : 8 - 8 (1 bit)
DBG_LPTIM1 : LPTIM1 stop in debug
bits : 9 - 9 (1 bit)
DBG_WWDG2 : WWDG2 stop in debug
bits : 11 - 11 (1 bit)
DBG_I2C1 : I2C1 SMBUS timeout stop in debug
bits : 21 - 21 (1 bit)
DBG_I2C2 : I2C2 SMBUS timeout stop in debug
bits : 22 - 22 (1 bit)
DBG_I2C3 : I2C3 SMBUS timeout stop in debug
bits : 23 - 23 (1 bit)
DBGMCU APB2 peripheral freeze register
address_offset : 0x4C Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_TIM1 : TIM1 stop in debug
bits : 0 - 0 (1 bit)
DBG_TIM8 : TIM8 stop in debug
bits : 1 - 1 (1 bit)
DBG_TIM15 : TIM15 stop in debug
bits : 16 - 16 (1 bit)
DBG_TIM16 : TIM16 stop in debug
bits : 17 - 17 (1 bit)
DBG_TIM17 : TIM17 stop in debug
bits : 18 - 18 (1 bit)
DBG_HRTIM : HRTIM stop in debug
bits : 29 - 29 (1 bit)
DBGMCU APB2 peripheral freeze register CPU2
address_offset : 0x50 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_TIM1 : TIM1 stop in debug
bits : 0 - 0 (1 bit)
DBG_TIM8 : TIM8 stop in debug
bits : 1 - 1 (1 bit)
DBG_TIM15 : TIM15 stop in debug
bits : 16 - 16 (1 bit)
DBG_TIM16 : TIM16 stop in debug
bits : 17 - 17 (1 bit)
DBG_TIM17 : TIM17 stop in debug
bits : 18 - 18 (1 bit)
DBG_HRTIM : HRTIM stop in debug
bits : 29 - 29 (1 bit)
DBGMCU APB4 peripheral freeze register
address_offset : 0x54 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_I2C4 : I2C4 SMBUS timeout stop in debug
bits : 7 - 7 (1 bit)
DBG_LPTIM2 : LPTIM2 stop in debug
bits : 9 - 9 (1 bit)
DBG_LPTIM3 : LPTIM2 stop in debug
bits : 10 - 10 (1 bit)
DBG_LPTIM4 : LPTIM4 stop in debug
bits : 11 - 11 (1 bit)
DBG_LPTIM5 : LPTIM5 stop in debug
bits : 12 - 12 (1 bit)
DBG_RTC : RTC stop in debug
bits : 16 - 16 (1 bit)
DBG_WDGLSD1 : Independent watchdog for D1 stop in debug
bits : 18 - 18 (1 bit)
DBG_WDGLSD2 : Independent watchdog for D2 stop in debug
bits : 19 - 19 (1 bit)
DBGMCU APB4 peripheral freeze register CPU2
address_offset : 0x58 Bytes (0x0)
size : 32 bit
access : read-write
reset_value : 0x0
reset_Mask : 0x0
DBG_I2C4 : I2C4 SMBUS timeout stop in debug
bits : 7 - 7 (1 bit)
DBG_LPTIM2 : LPTIM2 stop in debug
bits : 9 - 9 (1 bit)
DBG_LPTIM3 : LPTIM2 stop in debug
bits : 10 - 10 (1 bit)
DBG_LPTIM4 : LPTIM4 stop in debug
bits : 11 - 11 (1 bit)
DBG_LPTIM5 : LPTIM5 stop in debug
bits : 12 - 12 (1 bit)
DBG_RTC : RTC stop in debug
bits : 16 - 16 (1 bit)
DBG_WDGLSD1 : LS watchdog for D1 stop in debug
bits : 18 - 18 (1 bit)
DBG_WDGLSD2 : LS watchdog for D2 stop in debug
bits : 19 - 19 (1 bit)
Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !
This website is sponsored by Embeetle, an IDE designed from scratch for embedded software developers.