max32660

Vendor Web: Maxim

download svd file

All devices of this Vendor

Name : max32660

Flash : 256 kB

Flash bank : 0x40000 Bytes @ 0x0

RAM : 16 kB

RAM : 0x00004000 Bytes @ 0x00004000

description : MAX32660 32-bit ARM Cortex-M4 microcontroller with 96KB of system RAM and 256KB of flash memory.

Architecture

Architecture : ARM Cortex-M4 (CM4)

revision : r2p1

endian : little

Memory Protection Unit (MPU) : available

Floating Point Unit (FPU) : available

Number of relevant bits in Interrupt priority : 3

Peripherals

name : BBFC
description : Battery-Backed Function Control.
base address : 0x0

name : BBSIR
description : Battery-Backed Registers.
base address : 0x0

name : DMA
description : DMA Controller Fully programmable, chaining capable DMA channels.
base address : 0x0
Interrupt (28) DMA0
Interrupt (29) DMA1
Interrupt (30) DMA2
Interrupt (31) DMA3
Interrupt (68) DMA4
Interrupt (69) DMA5
Interrupt (70) DMA6
Interrupt (71) DMA7
Interrupt (72) DMA8
Interrupt (73) DMA9
Interrupt (74) DMA10
Interrupt (75) DMA11
Interrupt (76) DMA12
Interrupt (77) DMA13
Interrupt (78) DMA14
Interrupt (79) DMA15

name : FLC
description : Flash Memory Control.
base address : 0x0
Interrupt (23) Flash_Controller : Flash Controller interrupt.

name : GCR
description : Global Control Registers.
base address : 0x0

name : GPIO0
description : Individual I/O for each GPIO
base address : 0x0
Interrupt (24) GPIO0 : GPIO0 interrupt.

name : I2C0
description : Inter-Integrated Circuit.
base address : 0x0
Interrupt (13) I2C0 : I2C0 IRQ

name : I2C1
description : Inter-Integrated Circuit. 1
base address : 0x0
Interrupt (36) I2C1 : I2C1 IRQ

name : ICC0
description : Instruction Cache Controller Registers
base address : 0x0

name : ICC1
description : Instruction Cache Controller Registers 1
base address : 0x0

name : PWRSEQ
description : Power Sequencer / Low Power Control Register.
base address : 0x0

name : RTC
description : Real Time Clock and Alarm.
base address : 0x0
Interrupt (3) RTC : RTC interrupt.

name : SIR
description : System Initialization Registers.
base address : 0x0

name : SMON
description : The Security Monitor block used to monitor system threat conditions.
base address : 0x0

name : SPI17Y
description : SPI peripheral.
base address : 0x0
Interrupt (16) SPI0

name : SPIMSS
description : Serial Peripheral Interface.
base address : 0x0

name : TMR0
description : 32-bit reloadable timer that can be used for timing and event counting.
base address : 0x0
Interrupt (5) TMR0 : TMR0 IRQ

name : TMR1
description : 32-bit reloadable timer that can be used for timing and event counting. 1
base address : 0x0
Interrupt (6) TMR1 : TMR1 IRQ

name : TMR2
description : 32-bit reloadable timer that can be used for timing and event counting. 2
base address : 0x0
Interrupt (7) TMR2 : TMR2 IRQ

name : UART0
description : UART
base address : 0x0
Interrupt (14) UART0 : UART0 IRQ

name : UART1
description : UART 1
base address : 0x0
Interrupt (15) UART1 : UART1 IRQ

name : WDT0
description : Watchdog Timer 0
base address : 0x0
Interrupt (1) WDT0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.