APM32F00x

Vendor Web: APEXMIC

download svd file

All devices of this Vendor

Name : APM32F00x

description : APM32F00x SVD APM32F00x ARM 32-bit Cortex-M0 Microcontroller based device

Architecture

Architecture : CM0+ (CM0+)

revision : r0p0

endian : little

Number of relevant bits in Interrupt priority : 4

Peripherals

name : ADC
description : Analog to digital converter
base address : 0x0
Interrupt (22) ADC : ADC global interrupt

name : BBEP
description : Beeper
base address : 0x0

name : EINT
description : External interrupt control
base address : 0x0

name : FMC
description : Flash Interface
base address : 0x0
Interrupt (24) FLASH : Flash interrupt

name : GPIOA
description : General purpose I/O
base address : 0x0
Interrupt (3) EINTA : Popt A external interrupts

name : GPIOB
description : General purpose I/O
base address : 0x0
Interrupt (4) EINTB : Popt B external interrupts

name : GPIOC
description : General purpose I/O
base address : 0x0
Interrupt (5) EINTC : Popt C external interrupts

name : GPIOD
description : General purpose I/O
base address : 0x0
Interrupt (6) EINTD : Popt D external interrupts

name : I2C
description : Inter-integrated circuit interface
base address : 0x0
Interrupt (19) IIC : I2C Interrupt

name : IWDT
description : Independent Watchdog
base address : 0x0

name : OB
description : Option Bytes Registers
base address : 0x0

name : RCM
description : Reset and Clock Management
base address : 0x0
Interrupt (2) RCM : Clock controller interrupt

name : SPI
description : Serial peripheral interface
base address : 0x0
Interrupt (10) SPI : SPI Interrupt

name : TMR1
description : 16-bit timer with complementary PWM outputs
base address : 0x0
Interrupt (11) TMR1_UT : TIM1 update/overflow/underflow/trigger/break interrupt
Interrupt (12) TMR1_CC : TIM1 capture/compare interrupt

name : TMR1A
description : 16-bit timer with complementary PWM outputs
base address : 0x0
Interrupt (29) TMR1A_UT : TIM1 update/overflow/underflow/trigger/break interrupt
Interrupt (30) TMR1A_CC : TIM1 capture/compare interrupt

name : TMR2
description : 16-bit timer
base address : 0x0
Interrupt (13) TMR2_UO : TIM2 update /overflow interrupt
Interrupt (14) TMR2_CC : TIM2 capture/compare interrupt

name : TMR4
description : 8-bit timer
base address : 0x0
Interrupt (23) TMR4 : TIM4 update /overflow interrupt

name : UART1
description : Universal asynchronous receiver transmitter
base address : 0x0
Interrupt (17) USART1_TX : USART1 TX interrupt
Interrupt (18) USART1_RX : USART1 RX interrupt

name : UART2
description : Universal asynchronous receiver transmitter
base address : 0x0
Interrupt (27) USART2_TX : USART2 TX interrupt
Interrupt (28) USART2_RX : USART2 RX interrupt

name : UART3
description : Universal asynchronous receiver transmitter
base address : 0x0
Interrupt (25) USART3_TX : USART3 TX interrupt
Interrupt (26) USART3_RX : USART3 RX interrupt

name : WUPT
description : Auto wake up
base address : 0x0
Interrupt (1) WUPT : Auto wake up from halt interrupt

name : WWDT
description : Window Watchdog
base address : 0x0


Is something missing? Is something wrong? can you help correct it ? Please contact us at info@chipselect.org !

This website is sponsored by EmbeetleEmbeetle, an IDE designed from scratch for embedded software developers.